

OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT

IDT82V2048E

FEATURES:

- Eight channel T1/E1/J1 short haul line interfaces
- Supports HPS (Hitless Protection Switching) for 1+1 protection without external relays
- Programmable T1/E1/J1 switchability allowing one bill of material for any line condition
- Single 3.3 V power supply with 5 V tolerance on digital interfaces
 - Meets or exceeds specifications in
 - ANSI T1.102, T1.403 and T1.408
 - ITU I.431, G.703, G.736, G.775 and G.823
 - ETSI 300-166, 300-233 and TBR 12/13
 - AT&T Pub 62411
- Per channel software selectable on:
 - Wave-shaping templates
 - Line terminating impedance (T1:100 Ω , J1:110 Ω , E1:75 Ω /120 Ω)
 - Adjustment of arbitrary pulse shape
 - JA (Jitter Attenuator) position (receive path or transmit path)
 - Single rail/dual rail system interfaces
 - B8ZS/HDB3/AMI line encoding/decoding
 - Active edge of transmit clock (TCLK) and receive clock (RCLK)
 - Active level of transmit data (TDATA) and receive data (RDATA)
 - Receiver or transmitter power down

- High impedance setting for line drivers
- PRBS (Pseudo Random Bit Sequence) generation and detection with 2¹⁵-1 PRBS polynomials for E1
- QRSS (Quasi Random Sequence Signals) generation and detection with 2²⁰-1 QRSS polynomials for T1/J1
- 16-bit BPV (Bipolar Pulse Violation)/Excess Zero/PRBS or QRSS error counter
- Analog loopback, Digital loopback, Remote loopback and Inband loopback
- Adaptive receive sensitivity up to -20 dB
- Non-intrusive monitoring per ITU G.772 specification
- Short circuit protection for line drivers
- LOS (Loss Of Signal) detection with programmable LOS levels
- AIS (Alarm Indication Signal) detection
- JTAG interface
- Supports serial control interface, Motorola and Intel Non-Multiplexed interfaces
- Package:

IDT82V2048E: 208-pin PQFP and 208-pin PBGA

DESCRIPTION:

The IDT82V2048E can be configured as an octal T1, octal E1 or octal J1 Line Interface Unit. The IDT82V2048E performs clock/data recovery, AMI/B8ZS/HDB3 line decoding and detects and reports the LOS conditions. An integrated Adaptive Equalizer is available to increase the receive sensitivity and enable programming of LOS levels. In transmit path, there is an AMI/B8ZS/HDB3 encoder and Waveform Shaper. There is one Jitter Attenuator for each channel, which can be placed in either the receive path or the transmit path. The Jitter Attenuator can also be disabled. The IDT82V2048E supports both Single Rail and Dual Rail system interfaces

and both serial and parallel control interfaces. To facilitate the network maintenance, a PRBS/QRSS generation/detection circuit is integrated in each channel, and different types of loopbacks can be set on a per channel basis. Four different kinds of line terminating impedance, 75Ω , 100Ω , 110Ω and 120Ω are selectable on a per channel basis. The chip also provides driver short-circuit protection and supports JTAG boundary scanning.

The IDT82V2048E can be used in SDH/SONET, LAN, WAN, Routers, Wireless Base Stations, IADs, IMAs, IMAPs, Gateways, Frame Relay Access Devices, CSU/DSU equipment, etc.

FUNCTIONAL BLOCK DIAGRAM




Figure-1 Block Diagram

TABLE OF CONTENTS

1	IDT8	2V2048E PIN CONFIGURATIONS	8						
2	PIN I	DESCRIPTION	10						
3	FUNCTIONAL DESCRIPTION								
	3.1	T1/E1/J1 MODE SELECTION	16						
	3.2	TRANSMIT PATH							
		3.2.1 TRANSMIT PATH SYSTEM INTERFACE							
		3.2.2 ENCODER							
		3.2.3 PULSE SHAPER							
		3.2.3.1 Preset Pulse Templates	16						
		3.2.3.2 User-Programmable Arbitrary Waveform							
		3.2.4 TRANSMIT PATH LINE INTERFACE	20						
		3.2.5 TRANSMIT PATH POWER DOWN	20						
	3.3	RECEIVE PATH							
		3.3.1 RECEIVE INTERNAL TERMINATION							
		3.3.2 LINE MONITOR	22						
		3.3.3 ADAPTIVE EQUALIZER	22						
		3.3.4 RECEIVE SENSITIVITY							
		3.3.5 DATA SLICER							
		3.3.6 CDR (Clock & Data Recovery)							
		3.3.7 DECODER							
		3.3.8 RECEIVE PATH SYSTEM INTERFACE							
		3.3.9 RECEIVE PATH POWER DOWN							
		3.3.10 G.772 NON-INTRUSIVE MONITORING							
	3.4	JITTER ATTENUATOR							
		3.4.1 JITTER ATTENUATION FUNCTION DESCRIPTION							
		3.4.2 JITTER ATTENUATOR PERFORMANCE							
	3.5	LOS AND AIS DETECTION	_						
		3.5.1 LOS DETECTION							
		3.5.2 AIS DETECTION							
	3.6	TRANSMIT AND DETECT INTERNAL PATTERNS							
		3.6.1 TRANSMIT ALL ONES							
		3.6.2 TRANSMIT ALL ZEROS							
		3.6.3 PRBS/QRSS GENERATION AND DETECTION							
	3.7	LOOPBACK							
		3.7.1 ANALOG LOOPBACK							
		3.7.2 DIGITAL LOOPBACK							
		3.7.3 REMOTE LOOPBACK							
		3.7.4 INBAND LOOPBACK							
		3.7.4.1 Transmit Activate/Deactivate Loopback Code							
		3.7.4.2 Receive Activate/Deactivate Loopback Code							
	0.0	3.7.4.3 Automatic Remote Loopback							
	3.8	ERROR DETECTION/COUNTING AND INSERTION	30						

		3.8.1 DEFINITION OF LINE CODING ERROR	30
		3.8.2 ERROR DETECTION AND COUNTING	
		3.8.3 BIPOLAR VIOLATION AND PRBS ERROR INSERTION	31
	3.9	LINE DRIVER FAILURE MONITORING	31
	3.10	MCLK AND TCLK	32
		3.10.1 MASTER CLOCK (MCLK)	32
		3.10.2 TRANSMIT CLOCK (TCLK)	32
	3.11	MICROCONTROLLER INTERFACES	
		3.11.1 PARALLEL MICROCONTROLLER INTERFACE	
		3.11.2 SERIAL MICROCONTROLLER INTERFACE	
	3.12	INTERRUPT HANDLING	34
	3.13	GENERAL PURPOSE I/O	35
	3.14	5V TOLERANT I/O PINS	35
	3.15	RESET OPERATION	35
	3.16	POWER SUPPLY	35
4	PRO	GRAMMING INFORMATION	36
-	4.1	REGISTER LIST AND MAP	
	4.2	REGISTER DESCRIPTION	
		4.2.1 GLOBAL REGISTERS	
		4.2.2 JITTER ATTENUATION CONTROL REGISTER	
		4.2.3 TRANSMIT PATH CONTROL REGISTERS	41
		4.2.4 RECEIVE PATH CONTROL REGISTERS	
		4.2.5 NETWORK DIAGNOSTICS CONTROL REGISTERS	45
		4.2.6 INTERRUPT CONTROL REGISTERS	
		4.2.7 LINE STATUS REGISTERS	
		4.2.8 INTERRUPT STATUS REGISTERS	
		4.2.9 COUNTER REGISTERS	
		4.2.10 TRANSMIT AND RECEIVE TERMINATION REGISTER	54
5	IEEE	STD 1149.1 JTAG TEST ACCESS PORT	
	5.1	JTAG INSTRUCTIONS AND INSTRUCTION REGISTER	
	5.2	JTAG DATA REGISTER	
		5.2.1 DEVICE IDENTIFICATION REGISTER (IDR)	
		5.2.2 BYPASS REGISTER (BR)	
		5.2.3 BOUNDARY SCAN REGISTER (BSR)	
		5.2.4 TEST ACCESS PORT CONTROLLER	
6	TEST	SPECIFICATIONS	59
7	MICR	OCONTROLLER INTERFACE TIMING CHARACTERISTICS	71
	7.1	SERIAL INTERFACE TIMING	71
	7.2	PARALLEL INTERFACE TIMING	72

LIST OF TABLES

Table-1	Pin Description	. 10
Table-2	Transmit Waveform Value For E1 75 Ω	. 17
Table-3	Transmit Waveform Value For E1 120 Ω	. 18
Table-4	Transmit Waveform Value For T1 0~133 ft	. 18
Table-5	Transmit Waveform Value For T1 133~266 ft	. 18
Table-6	Transmit Waveform Value For T1 266~399 ft	. 18
Table-7	Transmit Waveform Value For T1 399~533 ft	. 19
Table-8	Transmit Waveform Value For T1 533~655 ft	. 19
Table-9	Transmit Waveform Value For J1 0~655 ft	. 19
Table-10	Impedance Matching for Transmitter	. 20
Table-11	Impedance Matching for Receiver	
Table-12	Criteria of Starting Speed Adjustment	. 24
Table-13	LOS Declare and Clear Criteria, Adaptive Equalizer Disabled	
Table-14	LOS Declare and Clear Criteria, Adaptive Equalizer Enabled	
Table-15	AIS Condition	
Table-16	Criteria for Setting/Clearing the PRBS_S Bit	. 27
Table-17	EXZ Definition	. 30
Table-18	Interrupt Event	. 34
Table-19	Global Register List and Map	
Table-20	Per Channel Register List and Map	. 37
Table-21	ID: Chip Revision Register	
Table-22	RST: Reset Register	. 38
Table-23	GCF0: Global Configuration Register 0	. 38
Table-24	GCF1: Global Configuration Register 1	. 39
Table-25	INTCH: Interrupt Channel Indication Register	. 39
Table-26	GPIO: General Purpose IO Pin Definition Register	. 39
Table-27	JACF: Jitter Attenuator Configuration Register	. 40
Table-28	TCF0: Transmitter Configuration Register 0	. 41
Table-29	TCF1: Transmitter Configuration Register 1	. 41
Table-30	TCF2: Transmitter Configuration Register 2	. 42
Table-31	TCF3: Transmitter Configuration Register 3	. 42
Table-32	TCF4: Transmitter Configuration Register 4	. 42
Table-33	RCF0: Receiver Configuration Register 0	. 43
Table-34	RCF1: Receiver Configuration Register 1	. 43
Table-35	RCF2: Receiver Configuration Register 2	. 44
Table-36	MAINT0: Maintenance Function Control Register 0	. 45
Table-37	MAINT1: Maintenance Function Control Register 1	
Table-38	MAINT2: Maintenance Function Control Register 2	
Table-39	MAINT3: Maintenance Function Control Register 3	
Table-40	MAINT4: Maintenance Function Control Register 4	

Table-41	MAINT5: Maintenance Function Control Register 5	46
Table-42	MAINT6: Maintenance Function Control Register 6	47
Table-43	INTM0: Interrupt Mask Register 0	48
Table-44	INTM1: Interrupt Mask Register 1	48
Table-45	INTES: Interrupt Trigger Edges Select Register	49
Table-46	STAT0: Line Status Register 0 (real time status monitor)	50
Table-47	STAT1: Line Status Register 1 (real time status monitor)	51
Table-48	INTS0: Interrupt Status Register 0	52
Table-49	INTS1: Interrupt Status Register 1	52
Table-50	CNT0: Error Counter L-byte Register 0	53
Table-51	CNT1: Error Counter H-byte Register 1	53
Table-52	TERM: Transmit and Receive Termination Configuration Register	54
Table-53	Instruction Register Description	56
Table-54	Device Identification Register Description	56
Table-55	TAP Controller State Description	57
Table-56	Absolute Maximum Rating	59
Table-57	Recommended Operation Conditions	59
Table-58	Power Consumption	60
Table-59	DC Characteristics	60
Table-60	E1 Receiver Electrical Characteristics	61
Table-61	T1/J1 Receiver Electrical Characteristics	62
Table-62	E1 Transmitter Electrical Characteristics	63
Table-63	T1/J1 Transmitter Electrical Characteristics	64
Table-64	Transmitter and Receiver Timing Characteristics	65
Table-65	Jitter Tolerance	66
Table-66	Jitter Attenuator Characteristics	68
Table-67	JTAG Timing Characteristics	70
Table-68	Serial Interface Timing Characteristics	71
Table-69	Non_multiplexed Motorola Read Timing Characteristics	72
Table-70	Non_multiplexed Motorola Write Timing Characteristics	73
Table-71	Non_multiplexed Intel Read Timing Characteristics	74
Table-72	Non_multiplexed Intel Write Timing Characteristics	75

LIST OF FIGURES

Figure-1	Block Diagram	2
Figure-2	IDT82V2048E PQFP208 Package Pin Assignment	8
Figure-3	IDT82V2048E PBGA208 Package Pin Assignment (top view)	
Figure-4	E1 Waveform Template Diagram	
Figure-5	E1 Pulse Template Test Circuit	
Figure-6	DSX-1 Waveform Template	16
Figure-7	T1 Pulse Template Test Circuit	
Figure-8	Receive Path Function Block Diagram	21
Figure-9	Transmit/Receive Line Circuit	
Figure-10	Monitoring Receive Line in Another Chip	22
Figure-11	Monitor Transmit Line in Another Chip	
Figure-12	G.772 Monitoring Diagram	
Figure-13	Jitter Attenuator	
Figure-14	LOS Declare and Clear	25
Figure-15	Analog Loopback	28
Figure-16	Digital Loopback	28
Figure-17	Remote Loopback	28
Figure-18	Auto Report Mode	30
Figure-19	Manual Report Mode	31
Figure-20	TCLK Operation Flowchart	32
Figure-21	Serial Processor Interface Function Timing	33
Figure-22	JTAG Architecture	55
Figure-23	JTAG State Diagram	58
Figure-24	Transmit System Interface Timing	66
Figure-25	Receive System Interface Timing	66
Figure-26	E1 Jitter Tolerance Performance	67
Figure-27	T1/J1 Jitter Tolerance Performance	67
Figure-28	E1 Jitter Transfer Performance	
Figure-29	T1/J1 Jitter Transfer Performance	69
Figure-30	JTAG Interface Timing	70
Figure-31	Serial Interface Write Timing	
Figure-32	Serial Interface Read Timing with SCLKE=1	71
Figure-33	Serial Interface Read Timing with SCLKE=0	71
Figure-34	Non_multiplexed Motorola Read Timing	
Figure-35	Non_multiplexed Motorola Write Timing	
Figure-36	Non_multiplexed Intel Read Timing	
Figure-37	Non multiplexed Intel Write Timing	75

1 IDT82V2048E PIN CONFIGURATIONS




Figure-2 IDT82V2048E PQFP208 Package Pin Assignment

IDT82V2048E PIN CONFIGURATIONS (CONTINUED)




Figure-3 IDT82V2048E PBGA208 Package Pin Assignment (top view)

2 PIN DESCRIPTION

Table-1 Pin Description

Name	Type Pin No.		No.	Description		
		PQFP208	PBGA208			
			•	Transmit and Receive Line Interface		
TTIP1 TTIP2 TTIP3 TTIP4 TTIP5 TTIP6 TTIP7 TTIP8 TRING1 TRING2 TRING3 TRING4 TRING5 TRING6 TRING7 TRING8	Output Analog	164 177 184 197 64 77 84 97 163 178 183 198 63 78 83 98	A13 A8 C8 A3 T3 P8 T8 T13 B13 B8 D8 B3 R3 N8 R8 R13	TTIPn¹/TRINGn: Transmit Bipolar Tip/Ring for Channel 1~8 These pins are the differential line driver outputs and can be set to high impedance state globally or individually. A logic high on THZ pin turns all these pins into high impedance state. When THZ bit (TCF1, 03H)² is set to '1', the TTIPn/TRINGn in the corresponding channel is set to high impedance state. In summary, these pins will become high impedance in the following conditions: THZ pin is high: all TTIPn/TRINGn enter high impedance; THZn bit is set to 1: the corresponding TTIPn/TRINGn become high impedance; Loss of MCLK: all TTIPn/TRINGn pins become high impedance; Loss of TCLKn: the corresponding TTIPn/TRINGn become HZ (exceptions: Remote Loopback; Transmit internal pattern by MCLK); Transmitter path power down: the corresponding TTIPn/TRINGn become high impedance; After software reset; pin reset and power on: all TTIPn/TRINGn enter high impedance.		
RTIP1 RTIP2 RTIP3 RTIP4 RTIP5 RTIP6 RTIP7 RTIP8 RRING1 RRING2 RRING3 RRING4 RRING5 RRING6 RRING7 RRING7	Input Analog	169 172 189 192 69 72 89 92 168 173 188 193 68 73 88 93	C11 A11 C5 A5 T5 P5 T11 P11 D11 B11 D5 B5 R5 R5 R11 N11	RTIPn/RRINGn: Receive Bipolar Tip/Ring for Channel 1~8 These pins are the differential line receiver inputs.		

Notes:

^{1.} The footprint 'n' (n = 1~8) represents one of the eight channels.

^{2.} The name and address of the registers that contain the preceding bit. Only the address of channel 1 register is listed, the rest addresses are represented by '...'. Users can find these omitted addresses in the *Register Description* section.

Table-1 Pin Description (Continued)

Name	Туре	Pir	No.	Description			
		PQFP208	PBGA208				
			Tra	nsmit and Re	ceive Di	gital Data Interface	
TD1/TDP1		155	B15	TDn: Trans	mit Data	for Channel 1~8	
TD2/TDP2		149	D15	In Single Ra	ail Mode,	the NRZ data to be transmi	tted is input on these pins. Data on TDn is sampled
TD3/TDP3		143	E15	into the devi	ce on the	active edge of TCLKn. The	active edge of TCLKn is selected by the TCLK_SEL
TD4/TDP4		137	G15				3 or B8ZS line code rules before being transmitted to
TD5/TDP5		127	J15			, TDNn should be connected	
TD6/TDP6		121	L15			,	4 to 9.04.14.
TD7/TDP7		115	N15	TDPn/TDNr	· Positiv	/e/Negative Transmit Data	for Channel 1~8
TD8/TDP8		109	R16				d is input on these pins. Data on TDPn/TDNn is sam-
100/1010	Input	103	KIO				n. The active edge of the TCLKn is selected by the
TDN1	lliput	154	C14	TCLK_SEL bit (TCF0 , 02H) The line code in Dual Rail Mode is as follows:			
TDN2		148	D14	TOLK_OLE Dit (TOTO, 0211) The line code in Dual Ivali wode is as follows.			
				TDPn TDNn Output Pulse			
TDN3		142	F13				
TDN4		136	G14	0	0	Space	
TDN5		126	J14	0	1	Positive Pulse	
TDN6		120	L14	1	0	Negative Pulse	-
TDN7		114	M13				<u> </u>
TDN8		108	P15	1	1	Space	_
TCLK1		156	A15	TCLKn: Tra	nsmit C	lock for Channel 1~8	
TCLK2		150	C16	These pins	input 1.5	44 MHz for T1/J1 mode or 2	2.048 MHz for E1 mode transmit clock. The transmit
TCLK3		144	E16	data on TDi	n/TDPn o	or TDNn is sampled into the	e device on the active edge of TCLKn. If TCLKn is
TCLK4	Input	138	G16				
TCLK5		129	J16				
TCLK6		122	L16				
TCLK7		116	N16				
TCLK8		110	T16				
RD1/RDP1		152	B16	RDn: Recei	ve Data	for Channel 1~8	
RD2/RDP2		146	E14	In Single Ra	il Mode,	the NRZ receive data is outp	out on these pins. Data is decoded according to AMI,
RD3/RDP3		140	F15				on RDn pin is selected by the RD_INV bit (RCF0,
RD4/RDP4		134	H14	07H).			,
RD5/RDP5		124	K14	,			
RD6/RDP6		118	M15	CVn: Code	Violatio	n for Channel 1~8	
RD7/RDP7		112	N14				ved data streams will be reported by driving pin CVn
RD8/RDP8		106	P14				Bline code violation can be indicated when the B8ZS/
NDO/NDI O	Output	100	114			•	selected, the bipolar violation can be indicated.
CV1/RDN1		151	C15				•
CV2/RDN2		145	E13	RDPn/RDN	n: Positi	ve/Negative Receive Data	for Channel 1~8
CV3/RDN3		139	F14			· ·	CDR), these pins output the NRZ data with the recov-
CV4/RDN4		132	H13				e receipt of a positive pulse on RTIPn/RRINGn while
CV5/RDN5		123	K13				a negative pulse on RTIPn/RRINGn. The active leve
CV6/RDN6		117	M14				(RCF0 , 07H). When CDR is disabled, these pins
CV7/RDN7		111	N13				ut data on RDn and RDPn/RDNn is updated on the
CV7/RDN7 CV8/RDN8		105	R15	active edge			at data on their and their infinements appeared on the
RCLK1		153	A16	RCLKn: Receive Clock for Channel 1~8			
RCLK2		147	D16	These pins output 1.544 MHz for T1/J1 mode or 2.048 MHz for E1 mode receive clock. Under Li			
RCLK3		141	F16	conditions, if AISE bit (MAINTO, 0AH) is '1', RCLKn is derived from MCLK.			
RCLK3	Output	135	H15				
RCLK4 RCLK5	Julpul	125	K15	In clock recovery mode, these pins provide the clock recovered from the signal received on RTIF RRINGn. The receive data (RDn in Single Rail Mode or RDPn/RDNn in Dual Rail Mode) is updated			
RCLK7		119	M16				lected by the RCLK_SEL bit (RCF0, 07H).
RCLK7		113	P16				clusive OR(XOR) output of the Dual Rail sliced data
RCLK8		107	T15	KUPN and F	אטועח. וו	iis signai can be used in the	applications with external clock recovery circuitry.

Notes:

^{1.} TCLKn missing: the state of TCLKn continues to be high level or low level over 70 clock cycles.

Table-1 Pin Description (Continued)

Name	Type	Pin	No.		Description			
		PQFP208 PBGA208						
MCLK	Input	17	G1	 MCLK: Master Clock MCLK is an independent, free-running reference clock. It is a single reference for all operation mode and provides selectable1.544 MHz or 37.056 MHz for T1/J1 operating mode while 2.048 MHz of 49.152 MHz for E1 operating mode. The reference clock is used to generate several internal reference signals: Timing reference for the integrated clock recovery unit. Timing reference for the integrated digital jitter attenuator. Timing reference for microcontroller interface. Generation of RCLKn signal during a loss of signal condition. Reference clock during Transmit All Ones (TAO) and all zeros condition. When sending PRBS QRSS or Inband Loopback code, either MCLK or TCLKn can be selected as the reference clock Reference clock for ATAO and AIS. The loss of MCLK will turn all the eight TTIP/TRING into high impedance status. 				
MCLKS	Input	56	R6	If 2.048 MHz (E1) or 1	CLKS: Master Clock Select 2.048 MHz (E1) or 1.544 MHz (T1/J1) is selected as the MCLK, this pin should be connected to round; and if the 49.152 MHz (E1) or 37.056 MHz (T1/J1) is selected as the MCLK, this pin should be pulled high.			
LOS1 LOS2 LOS3 LOS4 LOS5 LOS6 LOS7 LOS8	Output	1 3 4 5 6 7 8	C2 C3 D1 D2 D3 E1 E2 E3	These pins are used to indicate the loss of received signals. When LOSn pin becomes high, i the loss of received signals in channel n. The LOSn pin will become low automatically v received signal is detected again. The criteria of loss of signal are described in 3.5 LOS DETECTION.				
LU30		9	E3	Control Interface				
P/S	Input	14	G4	P/S: Parallel or Serial Control Interface Select				
				P/S High P Low S The serial microcontrol	Control Interface arallel Microcontroller Interface Serial Microcontroller Interface ler interface consists of \overline{CS} , SCLK, SDI, SDO and SCLKE pins. Parallel microsts of \overline{CS} , A[7:0], D[7:0], $\overline{DS/RD}$, R/W/WR pins. The device supports non-m			
				P/S, INT/MOT	Microcontroller Interface			
				10	Motorola non-multiplexed			
				11	Intel non-multiplexed			
INT/MOT	Input	12	F2	2 INT/MOT: Intel or Motorola Microcontroller Interface Select In microcontroller mode, the parallel microcontroller interface is configured for Mo microcontrollers when this pin is low, or for Intel compatible microcontrollers when t				
<u>cs</u>	Input	45	N1	CS: Chip Select In serial and parallel microcontroller mode, this pin is asserted low by the microcontroller to enable microcontroller interface. For each read or write operation, this pin must be changed from high to low, and will remain low until the operation is over. SCLK: Shift Clock In serial microcontroller interface mode, signal on this pin is the shift clock for the serial interface. Configuration data on pin SDI is sampled on the rising edges of SCLK. Configuration and status data on pin SDO is clocked out of the device on the rising edges of SCLK if pin SCLKE is low, or on the falling edges of SCLK if pin SCLKE is high.				
SCLK	Input	46	N2					

Table-1 Pin Description (Continued)

Name	Type	Pin	No.	Description	
		PQFP208 PBGA208			
DS/RD	Input	47	N3	DS: Data Strobe In parallel Motorola microcontroller interface mode, signal on this pin is the data strobe of the paral interface. During a write operation (R/W =0), data on D[7:0] is sampled into the device. During a re operation (R/W =1), data is output to D[7:0] from the device. RD: Read Operation In parallel Intel microcontroller interface mode, this pin is asserted low by the microcontroller to initial	
				a read cycle. Data is output to D[7:0] from the device during a read operation.	
SDI/R/W/WR	Input	48	P1	SDI: Serial Data Input In serial microcontroller interface mode, data is input on this pin. Input data is sampled on the risi edges of SCLK. R/W: Read/Write Select	
				In parallel Motorola microcontroller interface mode, this pin is low for write operation and high for reoperation.	
				WR: Write Operation In parallel Intel microcontroller interface mode, this pin is asserted low by the microcontroller to initial a write cycle. Data on D[7:0] is sampled into the device during a write operation.	
SDO	Output	49	P2	SDO: Serial Data Output In serial microcontroller interface mode, signal on this pin is the output data of the serial interface. C figuration and status data on pin SDO is clocked out of the device on the active edge of SCLK.	
INT	Output	50	R1	INT: Interrupt Request This pin outputs the general interrupt request for all interrupt sources. If INTM_GLB bit (GCF0, 40 is set to '1', all interrupt sources will be masked. And these interrupt sources also can be masked in vidually via registers (INTM0, 11H) and (INTM1, 12H). Interrupt status is reported via byte INT_(INTCH, 80H), registers (INTS0, 16H) and (INTS1, 17H). Output characteristics of this pin can be defined to be push-pull (active high or low) or be open-dr (active low) by bits INT_PIN[1:0] (GCF0, 40H).	
D7 D6 D5 D4 D3 D2 D1	1/0	24 25 26 27 28 29 30 31	H3 H2 J1 J2 J3 J4 K3 K2	Dn: Data Bus 7~0 These pins function as a bi-directional data bus of the microcontroller interface.	
A7 A6 A5 A4 A3 A2 A1 A0	Input	37 38 39 40 41 42 43 44	L1 L2 L3 L4 M4 M3 M2	An: Address Bus 7~0 These pins function as an address bus of the microcontroller interface.	
RST	Input	51	P3	RST: Hardware Reset The chip is reset if a low signal is applied on this pin for more than 100ns. All the drivers output are high impedance state, all the internal flip-flops are reset and all the registers are initialized to the default values.	
THZ	Input	10	E4	THZ: Transmit Driver Enable This pin enables or disables all transmitter drivers on a global basis. A low level on this pin enables drivers while a high level turns all drivers into high impedance state. Note that functionality of intercircuits is not affected by signal on this pin.	
REF	Input	59	T1	REF: Reference Resistor An external resistor (3 K Ω , 1%) is used to connect this pin to ground to provide a standard referencurrent for internal circuit.	

Table-1 Pin Description (Continued)

Name	Туре	e Pin No.		Description			
		PQFP208 PBGA208 ut 11 B1		1			
SCLKE	Input			SCLKE: Serial Clock Edge Select Signal on this pin determines the active edge of SCLK to output SDO. The active clock edge is selected as shown below:			
				SCLKE	SCLK		
				Low	Rising edge is the active edge		
				High	Falling edge is the active edge		
				JTAG Sig	nais		
TRST	Input	204	A6	TRST: JTAG Test Po			
	Pullup			tor. To ensure determ to TRST changes fro	asynchronous reset to the JTAG Test Port. This pin has an internal pull-up resinistic operation of the test logic, TMS should be held high while the signal applian low to high. Decessing, this pin should be connected to ground.		
TMS	Input	205	B6	TMS: JTAG Test Mo	-		
	.				ntrol the test logic state machine and is sampled on the rising edges of TCK.T		
Pullup			140	has an internal pullu			
TCK	Input	208	A10	This pin is the input clock for JTAG. The data on TDI and TMS is clocked into the device on the risin edges of TCK while the data on TDO is clocked out of the device on the falling edges of TCK. Whe TCK is idle at a low level, all stored-state devices contained in the test logic will retain their state indefinitely.			
TDO	Output	207	B10	TDO: JTAG Test Data Output This output pin is in high impedance state normally and is used for reading all the serial configuration and test data from the test logic. The data on TDO is clocked out of the device on the falling edges of TCK.			
TDI	Input Pullup	206	D13		a Input bading instructions and data into the test logic and has an internal pullup resis locked into the device on the rising edges of TCK.		
	Fullup			Power Supplies a	-		
VDDIO	1 .	22, 33	G9, G10	3.3V I/O Power Sup			
155.0		103, 128 158	H1, K1 K16	o.or no rouer oup	ייי		
GNDIO	-	20, 35 104, 130 157	H4, J9 J10, J13, K4	I/O Ground			
VDDT1 VDDT2 VDDT3 VDDT4 VDDT5 VDDT6 VDDT7 VDDT8	·	161, 162 179, 180 181, 182 199, 200 61, 62 79, 80 81, 82 99, 100	A14, B14 A9, B9 C9, D9 A4, B4 R4, T4 N9, P9 R9, T9 R14, T14		for Transmitter Driver		
GNDT1 GNDT2 GNDT3 GNDT4 GNDT5 GNDT6 GNDT7	-	165, 166 175, 176 185, 186 195,196 65, 66 75, 76 85, 86	A12, B12 A7, B7 C7, D7 A2, B2 R2, T2 N7, P7 R7, T7	Analog Ground for	Transmitter Driver		
GNDT8		95, 96	R12, T12				
VDDA	-	60, 201	C1, T10	3.3V Analog Core P	ower Supply		

Table-1 Pin Description (Continued)

Name	Туре	Pin	No.	Description
		PQFP208	PBGA208	
GNDA	-	57, 203	A1, T6 G7, H7 H8, J7 J8, K7 K8, K9 K10	Core Analog Ground
VDDD	-	15, 133	F1, H16	3.3V Digital Core Power Supply
GNDD	-	19, 131	F4, G13	Core Digital Ground
VDDR1 VDDR2 VDDR3 VDDR4 VDDR5 VDDR6 VDDR7 VDDR8 GNDR1 GNDR2 GNDR3 GNDR4 GNDR5 GNDR6 GNDR5 GNDR6 GNDR7	-	170 171 190 191 70 71 90 91 167 174 187 194 67 74 87	D10 C10 D4 C4 P4 N4 P10 N10 D12 C12 D6 C6 P6 N6 P12 N12	3.3V Power Supply for Receiver Analog Ground for Receiver
GPIO0 GPIO1	I/O	54 53	G2 G3	GPIO: General Purpose IO
	1	1	1	Others
IC	-	34 58	R10 L13	IC: Internal Connection Internal Use. These pins should be left open when in normal operation.
IC	-	55 13	P13 F3	IC: Internal Connection Internal Use. These pins should be connected to ground when in normal operation.
NC	-	2, 16 18, 21 23, 32 36, 52 101, 102 159,160 202	C13, G8, H9,H10	NC: No Connection

3 FUNCTIONAL DESCRIPTION

3.1 T1/E1/J1 MODE SELECTION

The IDT82V2048E can be used as an eight-channel E1 LIU or an eight-channel T1/J1 LIU. In E1 application, the T1E1 bit (**GCF0, 40H**) should be set to '0'. In T1/J1 application, the T1E1 bit should be set to '1'.

3.2 TRANSMIT PATH

The transmit path of each channel of the IDT82V2048E consists of an Encoder, an optional Jitter Attenuator, a Waveform Shaper, a Line Driver and a Programmable Transmit Termination.

3.2.1 TRANSMIT PATH SYSTEM INTERFACE

The transmit path system interface consists of TCLKn pin, TDn/TDPn pin and TDNn pin. In E1 mode, the TCLKn is a 2.048 MHz clock. In T1/J1 mode, the TCLKn is a 1.544 MHz clock. If the TCLKn is missing for more than 70 MCLK cycles, an interrupt will be generated if it is not masked.

Transmit data is sampled on the TDn/TDPn and TDNn pins by the active edge of TCLKn. The active edge of TCLKn can be selected by the TCLK_SEL bit (TCF0, 02H...). And the active level of the data on TDn/TDPn and TDNn can be selected by the TD_INV bit (TCF0, 02H...).

The transmit data from the system side can be provided in two different ways: Single Rail and Dual Rail. In Single Rail mode, only TDn pin is used for transmitting data and the T_MD[1] bit (**TCF0, 02H...**) should be set to '0'. In Dual Rail Mode, both TDPn and TDNn pins are used for transmitting data, the T_MD[1] bit (**TCF0, 02H...**) should be set to '1'.

3.2.2 ENCODER

When T1/J1 mode is selected, in Single Rail mode, the Encoder can be selected to be a B8ZS encoder or an AMI encoder by setting T_MD[0] bit (TCF0, 02H...).

When E1 mode is selected, in Single Rail mode, the Encoder can be configured to be a HDB3 encoder or an AMI encoder by setting T_MD[0] bit (TCF0, 02H...).

In both T1/J1 mode and E1 mode, when Dual Rail mode is selected (bit T_MD[1] is '1'), the Encoder is by-passed. In the Dual Rail mode, a logic '1' on the TDPn pin and a logic '0' on the TDNn pin results in a negative pulse on the TTIPn/TRINGn; a logic '0' on TDPn pin and a logic '1' on TDNn pin results in a positive pulse on the TTIPn/TRINGn. If both TDPn and TDNn are logic '1' or logic '0', the TTIPn/TRINGn outputs a space (Refer to TDn/TDPn, TDNn Pin Description).

3.2.3 PULSE SHAPER

The IDT82V2048E provides two ways of manipulating the pulse shape before sending it. One is to use preset pulse templates; the other is to use user-programmable arbitrary waveform template.

3.2.3.1 Preset Pulse Templates

For E1 applications, the pulse shape is shown in Figure-4 according to the G.703 and the measuring diagram is shown in Figure-5. In internal impedance matching mode, if the cable impedance is $75\,\Omega$, the PULS[3:0] bits (**TCF1, 03H...**) should be set to '0000'; if the cable impedance is 120

 Ω , the PULS[3:0] bits (**TCF1, 03H...**) should be set to '0001'. In external impedance matching mode, for both E1/75 Ω and E1/120 Ω cable impedance, PULS[3:0] should be set to '0001'.




Figure-4 E1 Waveform Template Diagram




Figure-5 E1 Pulse Template Test Circuit

For T1 applications, the pulse shape is shown in Figure-6 according to the T1.102 and the measuring diagram is shown in Figure-7. This also meets the requirement of G.703, 2001. The cable length is divided into five grades, and there are five pulse templates used for each of the cable length. The pulse template is selected by PULS[3:0] bits (TCF1, 03H...).




Figure-6 DSX-1 Waveform Template




Figure-7 T1 Pulse Template Test Circuit

For J1 applications, the PULS[3:0] (TCF1, 03H...) should be set to '0111'. Table-10 lists these values.

3.2.3.2 User-Programmable Arbitrary Waveform

When the PULS[3:0] bits are set to '11xx', user-programmable arbitrary waveform generator mode can be used in the corresponding channel. This allows the transmitter performance to be tuned for a wide variety of line condition or special application.

Each pulse shape can extend up to 4 UIs (Unit Interval), addressed by UI[1:0] bits (TCF3, 05H...) and each UI is divided into 16 sub-phases, addressed by the SAMP[3:0] bits (TCF3, 05H...). The pulse amplitude of each phase is represented by a binary byte, within the range from +63 to -63, stored in WDAT[6:0] bits (TCF4, 06H...) in signed magnitude form. The most positive number +63 (D) represents the maximum positive amplitude of the transmit pulse while the most negative number -63 (D) represents the maximum negative amplitude of the transmit pulse. Therefore, up to 64 bytes are used. For each channel, a 64 bytes RAM is available.

There are eight standard templates which are stored in a local ROM. User can select one of them as reference and make some changes to get the desired waveform.

User can change the wave shape and the amplitude to get the desired pulse shape. In order to do this, firstly, users can choose a set of waveform value from the following eight tables, which is the most similar to the desired pulse shape. Table-2, Table-3, Table-4, Table-5, Table-6, Table-7, Table-8 and Table-9 list the sample data and scaling data of each of the eight templates. Then modify the corresponding sample data to get the desired transmit pulse shape.

Secondly, through the value of SCAL[5:0] bits increased or decreased by 1, the pulse amplitude can be scaled up or down at the percentage ratio against the standard pulse amplitude if needed. For different pulse shapes, the value of SCAL[5:0] bits and the scaling percentage ratio are different. The following eight tables list these values.

Do the followings step by step, the desired waveform can be programmed, based on the selected waveform template:

- (1). Select the UI by UI[1:0] bits (**TCF3, 05H...**)
- (2). Specify the sample address in the selected UI by SAMP [3:0] bits (TCF3, 05H...)
- (3).Write sample data to WDAT[6:0] bits (TCF4, 06H...). It contains the data to be stored in the RAM, addressed by the selected UI and the corresponding sample address.

- (4). Set the RW bit (**TCF3, 05H...**) to '0' to implement writing data to RAM, or to '1' to implement read data from RAM
- (5).Implement the Read from RAM/Write to RAM by setting the DONE bit (TCF3, 05H...)

Repeat the above steps until all the sample data are written to or read from the internal RAM.

(6). Write the scaling data to SCAL[5:0] bits (**TCF2**, **04H**...) to scale the amplitude of the waveform based on the selected standard pulse amplitude

When more than one UI is used to compose the pulse template, the overlap of two consecutive pulses could make the pulse amplitude overflow (exceed the maximum limitation) if the pulse amplitude is not set properly. This overflow is captured by DAC_OV_IS bit (INTS1, 17H...), and, if enabled by the DAC_OV_IM bit (INTM1, 12H...), an interrupt will be generated.

The following tables give all the sample data based on the preset pulse templates in detail for reference. For preset pulse templates, scaling up/down against the pulse amplitude is not supported.

- 1.Table-2 Transmit Waveform Value For E1 75 Ω
- 2.Table-3 Transmit Waveform Value For E1 120 Ω
- 3. Table-4 Transmit Waveform Value For T1 0~133 ft
- 4.Table-5 Transmit Waveform Value For T1 133~266 ft
- 5.Table-6 Transmit Waveform Value For T1 266~399 ft
- 6.Table-7 Transmit Waveform Value For T1 399~533 ft
- 7.Table-8 Transmit Waveform Value For T1 533~655 ft
- 8.Table-9 Transmit Waveform Value For J1 0~655 ft

Table-2 Transmit Waveform Value For E1 75 Ω

Sample	UI 1	UI 2	UI 3	UI 4
1	0000000	0000000	0000000	0000000
2	0000000	0000000	0000000	0000000
3	0000000	0000000	0000000	0000000
4	0001100	0000000	0000000	0000000
5	0110000	0000000	0000000	0000000
6	0110000	0000000	0000000	0000000
7	0110000	0000000	0000000	0000000
8	0110000	0000000	0000000	0000000
9	0110000	0000000	0000000	0000000
10	0110000	0000000	0000000	0000000
11	0110000	0000000	0000000	0000000
12	0110000	0000000	0000000	0000000
13	0000000	0000000	0000000	0000000
14	0000000	0000000	0000000	0000000
15	0000000	0000000	0000000	0000000
16	0000000	0000000	0000000	0000000

SCAL[5:0] = 100001 (default), One step change of this value of SCAL[5:0] results in 3% scaling up/down against the pulse amplitude.

Table-3 Transmit Waveform Value For E1 120 Ω

Sample	UI 1	UI 2	UI 3	UI 4
1	0000000	0000000	0000000	0000000
2	0000000	0000000	0000000	0000000
3	0000000	0000000	0000000	0000000
4	0001111	0000000	0000000	0000000
5	0111100	0000000	0000000	0000000
6	0111100	0000000	0000000	0000000
7	0111100	0000000	0000000	0000000
8	0111100	0000000	0000000	0000000
9	0111100	0000000	0000000	0000000
10	0111100	0000000	0000000	0000000
11	0111100	0000000	0000000	0000000
12	0111100	0000000	0000000	0000000
13	0000000	0000000	0000000	0000000
14	0000000	0000000	0000000	0000000
15	0000000	0000000	0000000	0000000
16	0000000	0000000	0000000	0000000

SCAL[5:0] = 100001 (default), One step change of this value of SCAL[5:0] results in 3% scaling up/down against the pulse amplitude.

Table-4 Transmit Waveform Value For T1 0~133 ft

UI 1	UI 2	UI 3	UI 4
0010111	1000010	0000000	0000000
0100111	1000001	0000000	0000000
0100111	0000000	0000000	0000000
0100110	0000000	0000000	0000000
0100101	0000000	0000000	0000000
0100101	0000000	0000000	0000000
0100101	0000000	0000000	0000000
0100100	0000000	0000000	0000000
0100011	0000000	0000000	0000000
1001010	0000000	0000000	0000000
1001010	0000000	0000000	0000000
1001001	0000000	0000000	0000000
1000111	0000000	0000000	0000000
1000101	0000000	0000000	0000000
1000100	0000000	0000000	0000000
1000011	0000000	0000000	0000000
	0010111 0100111 0100111 0100110 0100101 010010	0010111 1000010 0100111 1000001 0100111 1000000 0100110 0000000 0100101 0000000 0100101 0000000 0100101 0000000 0100101 0000000 0100101 0000000 0100101 0000000 1001010 0000000 1001010 0000000 1001011 0000000 1000101 0000000 1000101 0000000 1000100 00000000	0010111 1000010 0000000 0100111 1000001 0000000 0100111 0000000 0000000 0100110 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 1001010 0000000 0000000 1001010 0000000 0000000 1001011 0000000 0000000 1000101 0000000 0000000 1000101 0000000 0000000 1000101 0000000 0000000

SCAL[5:0] = 110110¹ (default), One step change of this value of SCAL[5:0] results in 2% scaling up/down against the pulse amplitude.

Table-5 Transmit Waveform Value For T1 133~266 ft

Sample	UI 1	UI 2	UI 3	UI 4	
1	0011011	1000011	0000000	0000000	
2	0101110	1000010	0000000	0000000	
3	0101100	1000001	0000000	0000000	
4	0101010	0000000	0000000	0000000	
5	0101001	0000000	0000000	0000000	
6	0101000	0000000	0000000	0000000	
7	0100111	0000000	0000000	0000000	
8	0100110	0000000	0000000	0000000	
9	0100101	0000000	0000000	0000000	
10	1010000	0000000	0000000	0000000	
11	1001111	0000000	0000000	0000000	
12	1001101	0000000	0000000	0000000	
13	1001010	0000000	0000000	0000000	
14	1001000	0000000	0000000	0000000	
15	1000110	0000000	0000000	0000000	
16	1000100	0000000	0000000	0000000	
See Table-4					

Table-6 Transmit Waveform Value For T1 266~399 ft

Sample	UI 1	UI 2	UI 3	UI 4		
1	0011111	1000011	0000000	0000000		
2	0110100	1000010	0000000	0000000		
3	0101111	1000001	0000000	0000000		
4	0101100	0000000	0000000	0000000		
5	0101011	0000000	0000000	0000000		
6	0101010	0000000	0000000	0000000		
7	0101001	0000000	0000000	0000000		
8	0101000	0000000	0000000	0000000		
9	0100101	0000000	0000000	0000000		
10	1010111	0000000	0000000	0000000		
11	1010011	0000000	0000000	0000000		
12	1010000	0000000	0000000	0000000		
13	1001011	0000000	0000000	0000000		
14	1001000	0000000	0000000	0000000		
15	1000110	0000000	0000000	0000000		
16	1000100	0000000	0000000	0000000		
	See Table-4					

^{1.} In T1 mode, when arbitrary pulse for short haul application is configured, users should write '110110' to SCAL[5:0] bits if no scaling is required.

Table-7 Transmit Waveform Value For T1 399~533 ft

Sample	UI 1	UI 2	UI 3	UI 4	
1	0100000	1000011	0000000	0000000	
2	0111011	1000010	0000000	0000000	
3	0110101	1000001	0000000	0000000	
4	0101111	0000000	0000000	0000000	
5	0101110	0000000	0000000	0000000	
6	0101101	0000000	0000000	0000000	
7	0101100	0000000	0000000	0000000	
8	0101010	0000000	0000000	0000000	
9	0101000	0000000	0000000	0000000	
10	1011000	0000000	0000000	0000000	
11	1011000	0000000	0000000	0000000	
12	1010011	0000000	0000000	0000000	
13	1001100	0000000	0000000	0000000	
14	1001000	0000000	0000000	0000000	
15	1000110	0000000	0000000	0000000	
16	1000100	0000000	0000000	0000000	
See Table-4					

Table-8 Transmit Waveform Value For T1 533~655 ft

Sample	UI 1	UI 2	UI 3	UI 4	
1	0100000	1000011	0000000	0000000	
2	0111111	1000010	0000000	0000000	
3	0111000	1000001	0000000	0000000	
4	0110011	0000000	0000000	0000000	
5	0101111	0000000	0000000	0000000	
6	0101110	0000000	0000000	0000000	
7	0101101	0000000	0000000	0000000	
8	0101100	0000000	0000000	0000000	
9	0101001	0000000	0000000	0000000	
10	1011111	0000000	0000000	0000000	
11	1011110	0000000	0000000	0000000	
12	1010111	0000000	0000000	0000000	
13	1001111	0000000	0000000	0000000	
14	1001001	0000000	0000000	0000000	
15	1000111	0000000	0000000	0000000	
16	1000100	0000000	0000000	0000000	
See Table-4					

Table-9 Transmit Waveform Value For J1 0~655 ft

Sample	UI 1	UI 2	UI 3	UI 4	
1	0010111	1000010	0000000	0000000	
2	0100111	1000001	0000000	0000000	
3	0100111	0000000	0000000	0000000	
4	0100110	0000000	0000000	0000000	
5	0100101	0000000	0000000	0000000	
6	0100101	0000000	0000000	0000000	
7	0100101	0000000	0000000	0000000	
8	0100100	0000000	0000000	0000000	
9	0100011	0000000	0000000	0000000	
10	1001010	0000000	0000000	0000000	
11	1001010	0000000	0000000	0000000	
12	1001001	0000000	0000000	0000000	
13	1000111	0000000	0000000	0000000	
14	1000101	0000000	0000000	0000000	
15	1000100	0000000	0000000	0000000	
16	1000011	0000000	0000000	0000000	
SCAL[5:0] = 110110 (default), One step change of this value of SCAL[5:0]					

results in 2% scaling up/down against the pulse amplitude.

3.2.4 TRANSMIT PATH LINE INTERFACE

The transmit line interface consists of TTIPn pin and TRINGn pin. The impedance matching can be realized by the internal impedance matching circuit or the external impedance matching circuit. If T_TERM[2] is set to '0', the internal impedance matching circuit will be selected. In this case, the T_TERM[1:0] bits (TERM, 1AH...) can be set to choose 75 Ω , 100 Ω , 110 Ω or 120 Ω internal impedance of TTIPn/TRINGn. If T_TERM[2] is set to '1', the internal impedance matching circuit will be disabled. In this case, the external impedance matching circuit will be used to realize the impedance matching. For T1/J1 mode, the external impedance matching circuit for the transmitter is not supported. Figure-9 shows the appropriate external components to connect with the cable for one channel. Table-10 is the list

of the recommended impedance matching for transmitter.

The TTIPn/TRINGn can be turned into high impedance globally by pulling THZ pin to high or individually by setting the THZ bit (**TCF1, 03H...**) to '1'. In this state, the internal transmit circuits are still active.

Besides, in the following cases, TTIPn/TRINGn will also become high impedance:

- Loss of MCLK: all TTIPn/TRINGn pins become high impedance;
- Loss of TCLKn: corresponding TTIPn/TRINGn become HZ (exceptions: Remote Loopback; Transmit internal pattern by MCLK);
- Transmit path power down;
- · After software reset; pin reset and power on.

Table-10 Impedance Matching for Transmitter

Cable Configuration	Internal Termination			E	xternal Termination	
	T_TERM[2:0]	PULS[3:0]	R _T	T_TERM[2:0]	PULS[3:0]	R _T
E1/75 Ω	000	0000		1XX	0001	9.4 Ω
E1/120 Ω	001	0001		IAX	0001	9.4 52
T1/0~133 ft		0010				
T1/133~266 ft		0011	0Ω			
T1/266~399 ft	010	0100	0 22			
T1/399~533 ft		0101		-	-	-
T1/533~655 ft		0110				
J1/0~655 ft	011	0111				

Note: The precision of the resistors should be better than ± 1%

3.2.5 TRANSMIT PATH POWER DOWN

The transmit path can be powered down individually by setting the T_OFF bit (**TCF0, 02H...**) to '1'. In this case, the TTIPn/TRINGn pins are turned into high impedance.

3.3 RECEIVE PATH

The receive path consists of Receive Internal Termination, Monitor Gain, Amplitude/Wave Shape Detector, Digital Tuning Controller, Adaptive Equalizer, Data Slicer, CDR (Clock and Data Recovery), Optional Jitter Attenuator, Decoder and LOS/AIS Detector. Refer to Figure-8.

3.3.1 RECEIVE INTERNAL TERMINATION

The impedance matching can be realized by the internal impedance matching circuit or the external impedance matching circuit. If R_TERM[2]

is set to '0', the internal impedance matching circuit will be selected. In this case, the R_TERM[1:0] bits (**TERM, 1AH...**) can be set to choose 75 Ω , 100 Ω , 110 Ω or 120 Ω internal impedance of RTIPn/RRINGn. If R_TERM[2] is set to '1', the internal impedance matching circuit will be disabled. In this case, the external impedance matching circuit will be used to realize the impedance matching.

Figure-9 shows the appropriate external components to connect with the cable for one channel. Table-11 is the list of the recommended impedance matching for receiver.





Figure-8 Receive Path Function Block Diagram

Table-11 Impedance Matching for Receiver

Cable Configuration	ation Internal Termination		guration Internal Termination		External Te	rmination
	R_TERM[2:0]	R _R	R_TERM[2:0]	R _R		
E1/75 Ω	000	120 Ω	1XX	75 Ω		
E1/120 Ω	001			120 Ω		
T1	010			100 Ω		
J1	011			110 Ω		



Note: 1. Common decoupling capacitor

2. Cp 0-560 (pF)

3. D1 - D8, Motorola - MBR0540T1; International Rectifier - 11DQ04 or 10BQ060

Figure-9 Transmit/Receive Line Circuit

3.3.2 LINE MONITOR

In both T1/J1 and E1 short haul applications, the non-intrusive monitoring on channels located in other chips can be performed by tapping the monitored channel through a high impedance bridging circuit. Refer to Figure-10 and Figure-11.

After a high resistance bridging circuit, the signal arriving at the RTIPn/RRINGn is dramatically attenuated. To compensate this attenuation, the Monitor Gain can be used to boost the signal by 22 dB, 26 dB and 32 dB, selected by MG[1:0] bits (RCF2, 09H...). For normal operation, the Monitor Gain should be set to 0 dB.




Figure-10 Monitoring Receive Line in Another Chip




Figure-11 Monitor Transmit Line in Another Chip

3.3.3 ADAPTIVE EQUALIZER

The Adaptive Equalizer can be enabled to increase the receive sensitivity and to allow programming of the LOS level up to -24 dB. See section 3.5 LOS AND AIS DETECTION. It can be enabled or disabled by setting EQ_ON bit to '1' or '0' (**RCF1, 08H...**).

3.3.4 RECEIVE SENSITIVITY

The Receive Sensitivity for both E1 and T1/J1 is -10 dB. With the Adaptive Equalizer enabled, the receive sensitivity will be -20 dB.

3.3.5 DATA SLICER

The Data Slicer is used to generate a standard amplitude mark or a space according to the amplitude of the input signals. The threshold can be 40%, 50%, 60% or 70%, as selected by the SLICE[1:0] bits (**RCF2**, **09H...**). The output of the Data Slicer is forwarded to the CDR (Clock & Data Recovery) unit or to the RDPn/RDNn pins directly if the CDR is disabled.

3.3.6 CDR (Clock & Data Recovery)

The CDR is used to recover the clock from the received signals. The recovered clock tracks the jitter in the data output from the Data Slicer and keeps the phase relationship between data and clock during the absence of the incoming pulse. The CDR can also be by-passed in the Dual Rail mode. When CDR is by-passed, the data from the Data Slicer is output to the RDPn/RDNn pins directly.

3.3.7 DECODER

In T1/J1 applications, the R_MD[1:0] bits (**RCF0, 07H...**) is used to select the AMI decoder or B8ZS decoder. In E1 applications, the R_MD[1:0] bits (**RCF0, 07H...**) are used to select the AMI decoder or HDB3 decoder.

3.3.8 RECEIVE PATH SYSTEM INTERFACE

The receive path system interface consists of RCLKn pin, RDn/RDPn pin and RDNn pin. In E1 mode, the RCLKn outputs a recovered 2.048 MHz clock. In T1/J1 mode, the RCLKn outputs a recovered 1.544 MHz clock. The received data is updated on the RDn/RDPn and RDNn pins on the active edge of RCLKn. The active edge of RCLKn can be selected by the RCLK_SEL bit (RCF0, 07H...). And the active level of the data on RDn/RDPn and RDNn can also be selected by the RD_INV bit (RCF0, 07H...).

Single Rail or Dual Rail, as selected by R_MD bit [1] (RCF0, 07H...). In Single Rail mode, only RDn pin is used to output data and the RDNn/CVn pin is used to report the received errors. In Dual Rail Mode, both RDPn pin and RDNn pin are used for outputting data.

In the receive Dual Rail mode, the CDR unit can be by-passed by setting R_MD[1:0] to '11' (binary). In this situation, the output data from the Data Slicer will be output to the RDPn/RDNn pins directly, and the RCLKn outputs the exclusive OR (XOR) of the RDPn and RDNn.

3.3.9 RECEIVE PATH POWER DOWN

The receive path can be powered down individually by setting R_OFF bit (RCF0, 07H...) to '1'. In this case, the RCLKn, RDn/RDPn, RDPn and LOSn will be logic low.

3.3.10 G.772 NON-INTRUSIVE MONITORING

In applications using only seven channels, channel 1 can be configured to monitor the data received or transmitted in any one of the remaining channels. The MON[3:0] bits (**GCF1**, **60H**) determine which channel and which direction (transmit/receive) will be monitored. The monitoring is non-intrusive per ITU-T G.772. Figure-12 illustrates the concept.

The monitored line signal (transmit or receive) goes through Channel 1's Clock and Data Recovery. The signal can be observed digitally at the RCLK1, RD1/RDP1 and RDN1. If Channel 1 is configured to Remote Loopback while in the Monitoring mode, the monitored data will be output on TTIP1/TRING1.




Figure-12 G.772 Monitoring Diagram

3.4 JITTER ATTENUATOR

There is one Jitter Attenuator in each channel of the LIU. The Jitter Attenuator can be deployed in the transmit path or the receive path, and can also be disabled. This is selected by the JACF[1:0] bits (JACF, 01H...).

3.4.1 JITTER ATTENUATION FUNCTION DESCRIPTION

The Jitter Attenuator is composed of a FIFO and a DPLL, as shown in Figure-13. The FIFO is used as a pool to buffer the jittered input data, then the data is clocked out of the FIFO by a de-jittered clock. The depth of the FIFO can be 32 bits, 64 bits or 128 bits, as selected by the JADP[1:0] bits (JACF, 01H...). Consequently, the constant delay of the Jitter Attenuator will be 16 bits, 32 bits or 64 bits. Deeper FIFO can tolerate larger jitter, but at the expense of increasing data latency time.




Figure-13 Jitter Attenuator

In E1 applications, the Corner Frequency of the DPLL can be 0.9 Hz or 6.8 Hz, as selected by the JABW bit (**JACF**, **01H...**). In T1/J1 applications, the Corner Frequency of the DPLL can be 1.25 Hz or 5.00 Hz, as selected by the JABW bit (**JACF**, **01H...**). The lower the Corner Frequency is, the longer time is needed to achieve synchronization.

When the incoming data moves faster than the outgoing data, the FIFO will overflow. This overflow is captured by the JAOV_IS bit (INTS1, 17H...). If the incoming data moves slower than the outgoing data, the FIFO will underflow. This underflow is captured by the JAUD_IS bit (INTS1, 17H...). For some applications that are sensitive to data corruption, the JA limit mode can be enabled by setting JA_LIMIT bit (JACF, 01H...) to '1'. In the JA limit mode, the speed of the outgoing data will be adjusted automatically when the FIFO is close to its full or emptiness. The criteria of starting speed adjustment are shown in Table-12. The JA limit mode can reduce the possibility of FIFO overflow and underflow, but the quality of jitter attenuation is deteriorated.

3.4.2 JITTER ATTENUATOR PERFORMANCE

The performance of the Jitter Attenuator in the IDT82V2048E meets the ITU-T1.431, G.703, G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/13, AT&T TR62411 specifications. Details of the Jitter Attenuator performance is shown in Table-65 Jitter Tolerance and Table-66 Jitter Attenuator Characteristics.

Table-12 Criteria of Starting Speed Adjustment

FIFO Depth	Criteria for Adjusting Data Outgoing Speed
32 Bits	2 bits close to its full or emptiness
64 Bits	3 bits close to its full or emptiness
128 Bits	4 bits close to its full or emptiness

3.5 LOS AND AIS DETECTION

3.5.1 LOS DETECTION

The Loss of Signal Detector monitors the amplitude of the incoming signal level and pulse density of the received signal on RTIPn and RRINGn.

LOS declare (LOS=1)

A LOS is detected when the incoming signal has "no transitions", i.e., when the signal level is less than Q dB below nominal for N consecutive pulse intervals. Here N is defined by LAC bit (MAINTO, OAH...). LOS will be declared by pulling LOSn pin to high (LOS=1) and LOS interrupt will be generated if it is not masked.

LOS clear (LOS=0)

The LOS is cleared when the incoming signal has "transitions", i.e., when the signal level is greater than P dB below nominal and has an average pulse density of at least 12.5% for M consecutive pulse intervals, starting with the receipt of a pulse. Here M is defined by LAC bit (MAINTO, 0AH...). LOS status is cleared by pulling LOSn pin to low.




Figure-14 LOS Declare and Clear

· LOS detect level threshold

With the Adaptive Equalizer off, the amplitude threshold Q is fixed on 800 mVpp, while P=Q+200 mVpp (200 mVpp is the LOS level detect hysteresis).

With the Adaptive Equalizer on, the value of Q can be selected by LOS[4:0] bit (**RCF1, 08H...**), while P=Q+4 dB (4 dB is the LOS level detect hysteresis). Refer to Table 34, "RCF1: Receiver Configuration Register 1," on page 43 for LOS[4:0] bit (**RCF1, 08H...**) values available.

· Criteria for declare and clear of a LOS detect

The detection supports the ANSI T1.231 and I.431 for T1/J1 mode and G.775 and ETSI 300233/I.431 for E1 mode. The criteria can be selected by LAC bit (MAINTO, 0AH...) and T1E1 bit (GCF0, 40H).

Table-13 and Table-14 summarize LOS declare and clear criteria for both with and without the Adaptive Equalizer enabled.

· All Ones output during LOS

On the system side, the RDPn/RDNn will reflect the input pulse "transition" at the RTIPn/RRINGn side and output recovery clock (but the quality of the output clock can not be guaranteed when the input level is lower than the maximum receive sensitivity) when AISE bit (MAINTO, 0AH...) is 0; or output All Ones as AIS when AISE bit (MAINTO, 0AH...) is 1. In this case RCLKn output is replaced by MCLK.

On the line side, the TTIPn/TRINGn will output All Ones as AIS when ATAO bit (MAINTO, 0AH...) is 1. The All Ones pattern uses MCLK as the reference clock.

LOS indicator is always active for all kinds of loopback modes.

Contr	ol bit	LOS declare threshold	LOS clear threshold
T1E1	LAC		
1=T1/J1	0=T1.231	Level < 800 mVpp N=175 bits	Level > 1 Vpp M=128 bits 12.5% mark density <100 consecutive zeroes
1-11/01	1=1.431	Level < 800 mVpp N=1544 bits	Level > 1 Vpp M=128 bits 12.5% mark density <100 consecutive zeroes
0=E1	0=G.775	Level < 800 mVpp N=32 bits	Level > 1 Vpp M=32 bits 12.5% mark density <16 consecutive zeroes
V-L1	1=I.431/ETSI	Level < 800 mVpp N=2048 bits	Level > 1 Vpp M=32 bits 12.5% mark density <16 consecutive zeroes

Table-14 LOS Declare and Clear Criteria, Adaptive Equalizer Enabled

Control bit					LOS declare threshold	LOS clear threshold	Note
T1E1	L	AC	LOS[4:0]	Q (dB)			
	0	T1.231	00000 00001 01010 01011 - 11111	-4 -6 -24 Reserved	Level < Q N=175 bits	Level > Q+ 4dB M=128 bits 12.5% mark density <100 consecutive zeroes	
1=T1/J1	1	-	00000 00110	-4 -16	Level < Q N=1544 bits	Level > Q+ 4dB M=128 bits 12.5% mark density <100 consecutive zeroes	I.431 Level detect range is -18 to -30 dB.
		1.431	00111 01010 01011 - 11111	-18 -24 Reserved			3
0=E1	0	-	00000 00010	-4 -8	Level < Q N=32 bits	Level > Q+ 4dB M=32 bits 12.5% mark density <16 consecutive zeroes	
		G.775	00011 01010 01011 - 11111	-10 -24 Reserved			G.775 Level detect range is -9 to -35 dB.
	1	I.431/ ETSI	00000 00001 01010 01011 - 11111	-4 -6 -24 Reserved	Level < Q N=2048 bits	Level > Q+ 4dB M=32 bits 12.5% mark density <16 consecutive zeroes	I.431 Level detect range is -6 to -20 dB.

3.5.2 AIS DETECTION

The Alarm Indication Signal can be detected by the IDT82V2048E when the Clock&Data Recovery unit is enabled. The status of AIS detection is reflected in the AIS_S bit (STAT0, 14H...). In T1/J1 applications, the criteria for declaring/clearing AIS detection are in compliance with the ANSI

T1.231. In E1 applications, the criteria for declaring/clearing AIS detection comply with the ITU G.775 or the ETSI 300233, as selected by the LAC bit (MAINT0, 0AH...). Table-15 summarizes different criteria for AIS detection Declaring/Clearing.

Table-15 AIS Condition

ITU G.775 for E1 (LAC bit is set to '0' by default)	ETSI 300233 for E1 (LAC bit is set to '1')	ANSI T1.231 for T1/J1
Less than 3 zeros contained in each of two consecutive 512-bit streams are received		Less than 9 zeros contained in an 8192-bit stream (a ones density of 99.9% over a period of 5.3ms)
3 or more zeros contained in each of two consecutive 512-bit streams are received		9 or more zeros contained in an 8192-bit stream are received

3.6 TRANSMIT AND DETECT INTERNAL PATTERNS

The internal patterns (All Ones, All Zeros, PRBS/QRSS pattern and Activate/Deactivate Loopback Code) will be generated and detected by the IDT82V2048E. TCLKn is used as the reference clock by default. MCLK can also be used as the reference clock by setting the PATT_CLK bit (MAINTO, 0AH...) to '1'.

If the PATT_CLK bit (MAINTO, 0AH...) is set to '0' and the PATT[1:0] bits (MAINTO, 0AH...) are set to '00', the transmit path will operate in normal mode

3.6.1 TRANSMIT ALL ONES

In transmit direction, the All Ones data can be inserted into the data stream when the PATT[1:0] bits (MAINTO, 0AH...) are set to '01'. The transmit data stream is output from TTIPn/TRINGn. In this case, either TCLKn or MCLK can be used as the transmit clock, as selected by the PATT_CLK bit (MAINTO, 0AH...).

3.6.2 TRANSMIT ALL ZEROS

If the PATT_CLK bit (MAINT0, 0AH...) is set to '1', the All Zeros will be inserted into the transmit data stream when the PATT[1:0] bits (MAINT0, 0AH...) are set to '00'.

3.6.3 PRBS/QRSS GENERATION AND DETECTION

A PRBS/QRSS will be generated in the transmit direction and detected in the receive direction by IDT82V2048E. The QRSS is 2^{20} -1 for T1/J1 applications and the PRBS is 2^{15} -1 for E1 applications, with maximum zero restrictions according to the AT&T TR62411 and ITU-T 0.151.

When the PATT[1:0] bits (MAINTO, 0AH...) are set to '10', the PRBS/QRSS pattern will be inserted into the transmit data stream with the MSB first. The PRBS/QRSS pattern will be transmitted directly or invertedly.

The PRBS/QRSS in the received data stream will be monitored. If the PRBS/QRSS has reached synchronization status, the PRBS_S bit (STAT0, 14H...) will be set to '1', even in the presence of a logic error rate less than or equal to 10⁻¹. The criteria for setting/clearing the PRBS_S bit are shown in Table-16.

Table-16 Criteria for Setting/Clearing the PRBS S Bit

PRBS/QRSS Detection	6 or less than 6 bit errors detected in a 64 bits hopping window.
PRBS/QRSS Missing	More than 6 bit errors detected in a 64 bits hopping window.

PRBS data can be inverted through setting the PRBS_INV bit (**MAINTO**, **0AH...**).

Any change of PRBS_S bit will be captured by PRBS_IS bit (INTS0, 16H...). The PRBS_IES bit (INTES, 13H...) can be used to determine whether the '0' to '1' change of PRBS_S bit will be captured by the PRBS_IS bit or any changes of PRBS_S bit will be captured by the PRBS_IS bit. When the PRBS_IS bit is '1', an interrupt will be generated if the PRBS_IM bit (INTM0, 11H...) is set to '1'.

The received PRBS/QRSS logic errors can be counted in a 16-bit counter if the ERR_SEL [1:0] bits (MAINT6, 10H...) are set to '00'. Refer to Refer to 3.8 ERROR DETECTION/COUNTING AND INSERTION for the operation of the error counter.

3.7 LOOPBACK

To facilitate testing and diagnosis, the IDT82V2048E provides four different loopback configurations: Analog Loopback, Digital Loopback, Remote Loopback and Inband Loopback.

3.7.1 ANALOG LOOPBACK

When the ALP bit (MAINT1,0BH...) is set to '1', the corresponding channel is configured in Analog Loopback mode. In this mode, the transmit signals are looped back to the Receiver Internal Termination in the receive path then output from RCLKn, RDn, RDPn/RDNn. At the same time, the transmit signals are still output to TTIPn/TRINGn in transmit direction. Figure-15 shows the process.

3.7.2 DIGITAL LOOPBACK

When the DLP bit (MAINT1, 0BH...) is set to '1', the corresponding channel is configured in Digital Loopback mode. In this mode, the transmit signals are looped back to the jitter attenuator (if enabled) and decoder in receive path, then output from RCLKn, RDn, RDPn/RDNn. At the same time, the transmit signals are still output to TTIPn/TRINGn in transmit direction. Figure-16 shows the process.

Both Analog Loopback mode and Digital Loopback mode allow the sending of the internal patterns (All Ones, All Zeros, PRBS, etc.) which will overwrite the transmit signals. In this case, either TCLKn or MCLK can be used as the reference clock for internal patterns transmission.

3.7.3 REMOTE LOOPBACK

When the RLP bit (MAINT1, 0BH...) is set to '1', the corresponding channel is configured in Remote Loopback mode. In this mode, the recovered clock and data output from Clock and Data Recovery on the receive path is looped back to the jitter attenuator (if enabled) and Waveform Shaper in transmit path. Figure-17 shows the process.




Figure-15 Analog Loopback




Figure-16 Digital Loopback




Figure-17 Remote Loopback

3.7.4 INBAND LOOPBACK

When PATT[1:0] bits (**MAINTO, 0AH...**) are set to '11', the corresponding channel is configured in Inband Loopback mode. In this mode, an unframed activate/Deactivate Loopback Code is generated repeatedly in transmit direction per ANSI T1. 403 which overwrite the transmit signals. In receive direction, the framed or unframed code is detected per ANSI T1. 403. even in the presence of 10⁻² bit error rate.

If the Automatic Remote Loopback is enabled by setting ARLP bit (MAINT1, 0BH...) to '1', the chip will establish/demolish the Remote Loopback based on the reception of the Activate Loopback Code/Deactivate Loopback Code for 5.1 s. If the ARLP bit (MAINT1, 0BH...) is set to '0', the Remote Loopback can also be demolished forcedly.

3.7.4.1 Transmit Activate/Deactivate Loopback Code

The pattern of the transmit Activate/Deactivate Loopback Code is defined by the TIBLB[7:0] bits (MAINT3, 0DH...). Whether the code represents an Activate Loopback Code or a Deactivate Loopback Code is judged by the far end receiver. The length of the pattern ranges from 5 bits to 8 bits, as selected by the TIBLB_L[1:0] bits (MAINT2, 0CH...). The pattern can be programmed to 6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-bit-long. When the PATT[1:0] bits (MAINT0, 0AH...) are set to '11', the transmission of the Activate/Deactivate Loopback Code is initiated. If the PATT_CLK bit (MAINT0, 0AH...) is set to '0' and the PATT[1:0] bits (MAINT0, 0AH...) are set to '00', the transmission of the Activate/Deactivate Loopback Code will stop.

The local transmit activate/deactivate code setting should be the same as the receive code setting in the remote end. It is the same thing for the other way round.

3.7.4.2 Receive Activate/Deactivate Loopback Code

The pattern of the receive Activate Loopback Code is defined by the RIBLBA[7:0] bits (MAINT4, 0EH...). The length of this pattern ranges from 5 bits to 8 bits, as selected by the RIBLBA_L [1:0] bits (MAINT2, 0CH...). The pattern can be programmed to 6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-bit-long.

The pattern of the receive Deactivate Loopback Code is defined by the RIBLBD[7:0] bits (MAINT5, 0FH...). The length of the receive Deactivate Loopback Code ranges from 5 bits to 8 bits, as selected by the RIBLBD L[1:0] bits (MAINT2, 0CH...). The pattern can be programmed to

6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-bit-long.

After the Activate Loopback Code has been detected in the receive data for more than 30 ms (in E1 mode) / 40 ms (in T1/J1 mode), the IBLBA_S bit (STAT0, 14H...) will be set to '1' to declare the reception of the Activate Loopback Code.

After the Deactivate Loopback Code has been detected in the receive data for more than $30\,\text{ms}$ (In E1 mode)/ $40\,\text{ms}$ (In T1/J1 mode), the IBLBD_S bit (STAT0,14H...) will be set to '1' to declare the reception of the Deactivate Loopback Code.

When the IBLBA_IES bit (INTES, 13H...) is set to '0', only the '0' to '1' transition of the IBLBA_S bit will generate an interrupt and set the IBLBA_IS bit (INTS0, 16H...) to '1'. When the IBLBA_IES bit is set to '1', any changes of the IBLBA_S bit will generate an interrupt and set the IBLBA_IS bit (INTS0, 16H...) to '1'. The IBLBA_IS bit will be reset to '0' after being read.

When the IBLBD_IES bit (INTES, 13H...) is set to '0', only the '0' to '1' transition of the IBLBD_S bit will generate an interrupt and set the IBLBD_IS bit (INTS0, 16H...) to '1'. When the IBLBD_IES bit is set to '1', any changes of the IBLBD_S bit will generate an interrupt and set the IBLBD_IS bit (INTS0, 16H...) to '1'. The IBLBD_IS bit will be reset to '0' after being read.

3.7.4.3 Automatic Remote Loopback

When ARLP bit (MAINT1, 0BH...) is set to '1', the corresponding channel is configured into the Automatic Remote Loopback mode. In this mode, if the Activate Loopback Code has been detected in the receive data for more than 5.1 s, the Remote Loopback (shown as Figure-17) will be established automatically, and the RLP_S bit (STAT1, 15H...) will be set to '1' to indicate the establishment of the Remote Loopback. The IBLBA_S bit (STAT0, 14H...) is set to '1' to generate an interrupt. In this case, the Remote Loopback mode will still be kept even if the receiver stop receiving the Activate Loopback Code.

If the Deactivate Loopback Code has been detected in the receive data for more than 5.1 s, the Remote Loopback will be demolished automatically, and the RLP_S bit (**STAT1, 15H...**) will set to '0' to indicate the demolishment of the Remote Loopback. The IBLBD_S bit (**STAT0, 14H...**) is set to '1' to generate an interrupt.

The Remote Loopback can also be demolished forcedly by setting ARLP bit (MAINT1, 0BH...) to '0'.

3.8 ERROR DETECTION/COUNTING AND INSERTION

3.8.1 DEFINITION OF LINE CODING ERROR

The following line encoding errors can be detected and counted by the IDT82V2048E:

 Received Bipolar Violation (BPV) Error: In AMI coding, when two consecutive pulses of the same polarity are received, a BPV error is declared.

- HDB3/B8ZS Code Violation (CV) Error: In HDB3/B8ZS coding, a CV error is declared when two consecutive BPV errors are detected, and the pulses that have the same polarity as the previous pulse are not the HDB3/B8ZS zero substitution pulses.
- Excess Zero (EXZ) Error: there are two standards defining the EXZ errors: ANSI and FCC. The EXZ_DEF bit (MAINT6, 10H...) chooses which standard will be adopted by the corresponding channel to judge the EXZ error. Table-17 shows definition of EXZ.

Table-17 EXZ Definition

	EXZ Definition					
	ANSI	FCC				
AMI	More than 15 consecutive 0s are detected	More than 80 consecutive 0s are detected				
HDB3 More than 3 consecutive 0s are detected More than 3 consecutive 0s are detected		More than 3 consecutive 0s are detected				
B8ZS	More than 7 consecutive 0s are detected	More than 7 consecutive 0s are detected				

3.8.2 ERROR DETECTION AND COUNTING

Which type of the receiving errors (Received CV/BPV errors, excess zero errors and PRBS logic errors) will be counted is determined by ERR_SEL[1:0] bits (MAINT6, 10H...). Only one type of receiving error can be counted at a time except that when the ERR_SEL[1:0] bits are set to '11', both CV/BPV and EXZ errors will be detected and counted.

The receiving errors are counted in an internal 16-bit Error Counter. Once an error is detected, an error interrupt which is indicated by corresponding bit in (INTS1, 17H...) will be generated if it is not masked. This Error Counter can be operated in two modes: Auto Report Mode and Manual Report Mode, as selected by the CNT_MD bit (MAINT6, 10H...). In Single Rail mode, once BPV or CV errors are detected, the CVn pin will be driven to high for one RCLK period.

Auto Report Mode

In Auto Report Mode, the internal counter starts to count the received errors when the CNT_MD bit (MAINT6, 10H...) is set to '1'. A one-second timer is used to set the counting period. The received errors are counted within one second. If the one-second timer expires, the value in the internal counter will be transferred to (CNT0, 18H...) and (CNT1, 19H...), then the internal counter will be reset and start to count received errors for the next second. The errors occurred during the transfer will be accumulated to the next round. The expiration of the one-second timer will set TMOV_IS bit (INTS1, 17H...) to '1', and will generate an interrupt if the TIMER_IM bit (INTM1, 12H...) is set to '0'. The TMOV_IS bit (INTS1, 17H...) will be cleared after the interrupt register is read. The content in the (CNT0, 18H...) and

(CNT1, 19H...) should be read within the next second. If the counter overflows, a counter overflow interrupt which is indicated by CNT_OV_IS bit (INTS1, 17H...) will be generated if it is not masked by CNT_IM bit (INTM1, 12H...).




Figure-18 Auto Report Mode

Manual Report Mode

In Manual Report Mode, the internal Error Counter starts to count the received errors when the CNT_MD bit (MAINT6, 10H...) is set to '0'. When there is a '0' to '1' transition on the CNT_TRF bit (MAINT6, 10H...), the data in the counter will be transferred to (CNT0, 18H...) and (CNT1, 19H...), then the counter will be reset. The errors occurred during the transfer will be accumulated to the next round. If the counter overflows, a counter overflow interrupt indicated by CNT_OV_IS bit (INTS1, 17H...) will be generated if it is not masked by CNT_IM bit (INTM1, 12H...).




Figure-19 Manual Report Mode

Note: 1. It is recommended that users should do the followings within next round of error counting: Read the data in CNT0 and CNT1; Reset CNT_TRF bit for the next '0' to '1' transition on this bit.

3.8.3 BIPOLAR VIOLATION AND PRBS ERROR INSERTION

Only when three consecutive '1's are detected in the transmit data stream, will a '0' to '1' transition on the BPV_INS bit (**MAINT6**, **10H...**) generate a bipolar violation pulse, and the polarity of the second '1' in the series will be inverted.

A '0' to '1' transition on the EER_INS bit (MAINT6, 10H...) will generate a logic error during the PRBS/QRSS transmission.

3.9 LINE DRIVER FAILURE MONITORING

The transmit driver failure monitor can be enabled or disabled by setting DFM_OFF bit (**TCF1**, **03H...**). If the transmit driver failure monitor is enabled, the transmit driver failure will be captured by DF_S bit (**STAT0**, **14H...**). The transition of the DF_S bit is reflected by DF_IS bit (**INTS0**, **16H...**), and, if enabled by DF_IM bit (**INTM0**, **11H...**), will generate an interrupt. When there is a short circuit on the TTIPn/TRINGn port, the output current will be limited to 100 mA and an interrupt will be generated.

3.10 MCLK AND TCLK

3.10.1 MASTER CLOCK (MCLK)

MCLK is an independent, free-running reference clock. MCLK is 1.544 MHz or 37.056 MHz for T1/J1 applications and 2.048 MHz or 49.152 MHz in E1 mode. This reference clock is used to generate several internal reference signals:

- · Timing reference for the integrated clock recovery unit.
- Timing reference for the integrated digital jitter attenuator.
- Timing reference for microcontroller interface.
- Generation of RCLK signal during a loss of signal condition if AIS is enabled.
- Reference clock during a blue alarm Transmit All Ones (TAOS), all zeros, PRBS/QRSS and inband loopback patterns if it is selected as the reference clock. For ATAO and AIS, MCLK is always used as the reference clock.

Figure-20 shows the chip operation status in different conditions of MCLK and TCLKn. The missing of MCLK will set all the eight TTIP/TRING to high impedance state.

3.10.2 TRANSMIT CLOCK (TCLK)

The TCLKn is used to sample the transmit data on TDn/TDPn, TDNn. The active edge of TCLKn can be selected by the TCLK_SEL bit (**TCF0**, **02H...**). During Transmit All Ones, PRBS/QRSS patterns or Inband Loopback Code, either TCLKn or MCLK can be used as the reference clock. This is selected by the PATT_CLK bit (**MAINT0**, **0AH...**).

But for Automatic Transmit All Ones and AlS, only MCLK is used as the reference clock and the PATT_CLK bit is ignored. In Automatic Transmit All Ones condition, the ATAO bit (MAINTO, 0AH) is set to '1'. In AlS condition, the AlSE bit (MAINTO, 0AH) is set to '1'.

If TCLKn has been missing for more than 70 MCLK cycles, TCLK_LOS bit (STAT0, 14H...) will be set, and the corresponding TTIPn/TRINGn will become high impedance if this channel is not used for remote loopback or is not using MCLK to transmit internal patterns (TAOS, All Zeros, PRBS and in-band loopback code). When TCLKn is detected again, TCLK_LOS bit (STAT0, 14H...) will be cleared. The reference frequency to detect a TCLKn loss is derived from MCLK.




Figure-20 TCLK Operation Flowchart

3.11 MICROCONTROLLER INTERFACES

The microcontroller interface provides access to read and write the registers in the device. The chip supports serial processor interface and two kinds of parallel processor interface: Motorola non_multiplexed mode and Intel non_multiplexed mode. By pulling pin P/S to low or to High, the microcontroller interface can be set to work in serial mode or in parallel mode respectively. Refer to 7 MICROCONTROLLER INTERFACE TIMING CHARACTERISTICS for details.

3.11.1 PARALLEL MICROCONTROLLER INTERFACE

The interface is compatible with Motorola or Intel microcontroller. Pin INT/MOT is used to select the operating mode of the parallel microcontroller

interface. When pin INT/MOT is pulled to Low, the parallel microcontroller interface is configured for Motorola compatible hosts. When High, it is for Intel compatible microcontrollers.

3.11.2 SERIAL MICROCONTROLLER INTERFACE

The serial interface pins include SCLK, SDI, SDO, \overline{CS} as well as SCLKE (control pin for the selection of serial clock active edge). By pulling P/ \overline{S} pin to LOW, the device operates in the serial host Mode. In this mode, the registers are programmed through a 24-bit word which contains an 8-bit address byte (A0~A7), a subsequent 8-bit command byte (bit R/ \overline{W}) and an 8-bit data byte (D0~D7). When bit R/ \overline{W} is '1', data is read out from pin SDO. When bit R/ \overline{W} is '0', data is written into SDI pin. Refer to Figure-21.




Figure-21 Serial Processor Interface Function Timing

3.12 INTERRUPT HANDLING

All kinds of interrupt of the IDT82V2048E are indicated by the $\overline{\text{INT}}$ pin. When the INT_PIN[0] bit (**GCF0, 40H**) is '0', the $\overline{\text{INT}}$ pin is open drain active low, with a 10 K Ω external pull-up resistor. When the INT_PIN[1:0] bits (**GCF0, 40H**) are '01', the $\overline{\text{INT}}$ pin is push-pull active low; when the INT_PIN[1:0] bits are '10', the $\overline{\text{INT}}$ pin is push-pull active high.

All the interrupt can be disabled by the INTM_GLB bit (**GCF0, 40H**). When the INTM_GLB bit (**GCF0, 40H**) is set to '0', an active level on the INT pin represents an interrupt of the IDT82V2048E. The INT_CH[7:0] bits (INTCH, 80H) should be read to identify which channel(s) generate the interrupt.

The interrupt event is captured by the corresponding bit in the Interrupt Status Register (INTS0, 16H...) or (INTS1, 17H...). Every kind of interrupt can be enabled/disabled individually by the corresponding bit in the register (INTM0, 11H...) or (INTM1, 12H...). Some event is reflected by the corresponding bit in the Status Register (STAT0, 14H...) or (STAT1, 15H...), and the Interrupt Trigger Edge Selection Register can be used to determine how the Status Register sets the Interrupt Status Register.

After the Interrupt Status Register (INTS0, 16H...) or (INTS1, 17H...) is read, the corresponding bit indicating which channel generates the interrupt in the INTCH register (80H) will be reset. Only when all the pending

interrupt is acknowledged through reading the Interrupt Status Registers of all the channels (INTS0, 16H...) or (INTS1, 17H...) will all the bits in the INTCH register (80H) be reset and the $\overline{\text{INT}}$ pin become inactive.

There are totally thirteen kinds of events that could be the interrupt source for one channel:

- (1).LOS Detected
- (2).AIS Detected
- (3). Driver Failure Detected
- (4).TCLK Loss
- (5). Synchronization Status of PRBS
- (6).PRBS Error Detected
- (7). Code Violation Received
- (8). Excessive Zeros Received
- (9).JA FIFO Overflow/Underflow
- (10).Inband Loopback Code Status
- (11). One-Second Timer Expired
- (12). Error Counter Overflow
- (13). Arbitrary Waveform Generator Overflow

Table-18 is a summary of all kinds of interrupt and their associated Status bit, Interrupt Status bit, Interrupt Trigger Edge Selection bit and Interrupt Mask bit.

Table-18 Interrupt Event

Interrupt Event	Status bit (STAT0, STAT1)	Interrupt Status bit (INTS0, INTS1)	Interrupt Edge Selection bit (INTES)	Interrupt Mask bit (INTM0, INTM1)	
LOS Detected	LOS_S	LOS_IS	LOS_IES	LOS_IM	
AIS Detected	AIS_S	AIS_IS	AIS_IES	AIS_IM	
Driver Failure Detected	DF_S	DF_IS	DF_IES	DF_IM	
TCLKn Loss	TCLK_LOS	TCLK_LOS_IS	TCLK_IES	TCLK_IM	
Synchronization Status of PRBS/QRSS	PRBS_S	PRBS_IS	PRBS_IES	PRBS_IM	
PRBS/QRSS Error		ERR_IS		ERR_IM	
Code Violation Received		CV_IS		CV_IM	
Excessive Zeros Received		EXZ_IS		EXZ_IM	
JA FIFO Overflow		JAOV_IS		JAOV_IM	
JA FIFO Underflow		JAUD_IS		JAUD_IM	
Inband Loopback Activate Code Status	IBLBA_S	IBLBA_IS	IBLBA_IES	IBLBA_IM	
Inband Loopback Deactivate Code Status	IBLBD_S	IBLBD_IS	IBLBD_IES	IBLBD_IM	
One-Second Timer Expired		TMOV_IS		TIMER_IM	
Error Counter Overflow		CNT_OV_IS		CNT_IM	
Arbitrary Waveform Generator Overflow		DAC_OV_IS		DAC_OV_IM	

3.13 GENERAL PURPOSE I/O

The IDT82V2048E provides two general purpose digital I/O pins: GPIO1, GPIO0. These two pins can be considered as digital Input or Output port by the DIR1 bit (GPIO, A0H) and DIR0 bit (GPIO, A0H) respectively. If the GPIO1 and GPIO0 are configured as Input port, the LEVEL1 bit (GPIO, A0H) and the LEVEL0 bit (GPIO, A0H) are used to reflect the level of the GPIO1 pin and the GPIO0 pin respectively. If the GPIO1 and GPIO0 are configured as Output port, the content in the LEVEL1 bit and LEVEL0 bit determines the logic value of GPIO1 pin and GPIO0 pin respectively.

3.14 5V TOLERANT I/O PINS

All digital input pins will tolerate $5.0 \pm 5\%$ volts and are compatible with TTL logic.

3.15 RESET OPERATION

The chip can be reset in two ways:

- Software Reset: Writing to the RST register (20H) will reset the chip in 1 us.
- Hardware Reset: Asserting the RST pin low for a minimum of 100 ns will reset the chip.

After reset, all drivers output are in high impedance state, all the internal flip-flops are reset, and all the registers are initialized to default values.

3.16 POWER SUPPLY

This chip uses a single 3.3 V power supply.

4 PROGRAMMING INFORMATION

4.1 REGISTER LIST AND MAP

The IDT82V2048E registers can be divided into Global Registers and Local Registers. The operation on the Global Registers affects all the eight channels while the operation on Local Registers only affects that specific channel. For different channel, the address of Local Register is different. Table-19 is the map of Global Registers and Table-20 is the map of Local

Registers. If the configuration of all the eight channels is the same, the COPY bit (GCF0, 40H) can be set to '1' to establish the Broadcasting mode. In the Broadcasting mode, the Writing operation on any of the eight channels' registers will be copied to the corresponding registers of all the other channels.

Table-19 Global Register List and Map

Address (Hex)	Register	R/W	Мар							
			b7	b6	b5	b4	b3	b2	b1	b0
00	ID	R	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
20	RST	W								
40	GCF0	R/W	-	-	-	T1E1	COPY	INTM_GLB	INT_PIN1	INT_PIN0
60	GCF1	R/W	MON3	MON2	MON1	MON0	-	-	-	-
80	INTCH	R	INT_CH7	INT_CH6	INT_CH5	INT_CH4	INT_CH3	INT_CH2	INT_CH1	INT_CH0
A0	GPIO	R/W	-	-	-	-	LEVEL1	LEVEL0	DIR1	DIR0
C0	Reserved									
E0	Reserved									

Table-20 Per Channel Register List and Map

Address (Hex)	Register	R/W				N	lap			
CH1-CH8	1		b7	b6	b5	b4	b3	b2	b1	b0
Jitter Attenuation Control Reg	ister					l	<u> </u>		l .	
01,21,41,61,81,A1,C1,E1	JACF	R/W	-	-	JA_LIMIT	JACF1	JACF0	JADP1	JADP0	JABW
Transmit Path Control Registe	ers					l	<u> </u>		l .	
02,22,42,62,82,A2,C2,E2	TCF0	R/W	-	-	-	T_OFF	TD_INV	TCLK_SEL	T_MD1	T_MD0
03,23,43,63,83,A3,C3,E3	TCF1	R/W	-	-	DFM_OFF	THZ	PULS3	PULS2	PULS1	PULS0
04,24,44,64,84,A4,C4,E4	TCF2	R/W	-	-	SCAL5	SCAL4	SCAL3	SCAL2	SCAL1	SCAL0
05,25,45,65,85,A5,C5,E5	TCF3	R/W	DONE	RW	UI1	UI0	SAMP3	SAMP2	SAMP1	SAMP0
06,26,46,66,86,A6,C6,E6	TCF4	R/W	-	WDAT6	WDAT5	WDAT4	WDAT3	WDAT2	WDAT1	WDAT0
Receive Path Control Register	ers	•					·		l	
07,27,47,67,87,A7,C7,E7	RCF0	R/W	-	-	-	R_OFF	RD_INV	RCLK_SEL	R_MD1	R_MD0
08,28,48,68,88,A8,C8,E8	RCF1	R/W	-	EQ_ON	-	LOS4	LOS3	LOS2	LOS1	LOS0
09,29,49,69,89,A9,C9,E9	RCF2	R/W	-	-	SLICE1	SLICE0	-	-	MG1	MG0
Network Diagnostics Control	Registers	•								
0A,2A,4A,6A,8A,AA,CA,EA	MAINT0	R/W	-	PATT1	PATT0	PATT_CLK	PRBS_INV	LAC	AISE	ATAO
0B,2B,4B,6B,8B,AB,CB,EB	MAINT1		-	-	-	-	ARLP	RLP	ALP	DLP
0C,2C,4C,6C,8C,AC,CC,EC	MAINT2	R/W	-	-	TIBLB_L1	TIBLB_L0	RIBLBA_L1	RIBLBA_L0	RIBLBD_L1	RIBLBD_L0
0D,2D,4D,6D,8D,AD,CD,ED	MAINT3	R/W	TIBLB7	TIBLB6	TIBLB5	TIBLB4	TIBLB3	TIBLB2	TIBLB1	TIBLB0
0E,2E,4E,6E,8E,AE,CE,EE	MAINT4	R/W	RIBLBA7	RIBLBA6	RIBLBA5	RIBLBA4	RIBLBA3	RIBLBA2	RIBLBA1	RIBLBA0
0F,2F,4F,6F,8F,AF,CF,EF	MAINT5	R/W	RIBLBD7	RIBLBD6	RIBLBD5	RIBLBD4	RIBLBD3	RIBLBD2	RIBLBD1	RIBLBD0
10,30,50,70,90,B0,D0,F0	MAINT6	R/W	-	BPV_INS	ERR_INS	EXZ_DEF	ERR_SEL1	ERR_SEL0	CNT_MD	CNT_TRF
Interrupt Control Registers		•								
11,31,51,71,91,B1,D1,F1	INTM0	R/W	-	IBLBA_IM	IBLBD_IM	PRBS_IM	TCLK_IM	DF_IM	AIS_IM	LOS_IM
12,32,52,72,92,B2,D2,F2	INTM1	R/W	DAC_OV_IM	JAOV_IM	JAUD_IM	ERR_IM	EXZ_IM	CV_IM	TIMER_IM	CNT_IM
13,33,53,73,93,B3,D3,F3	INTES	R/W	-	IBLBA_IES	IBLBD_IES	PRBS_IES	TCLK_IES	DF_IES	AIS_IES	LOS_IES
Line Status Registers		•								
14,34,54,74,94,B4,D4,F4	STAT0	R	-	IBLBA_S	IBLBD_S	PRBS_S	TCLK_LOS	DF_S	AIS_S	LOS_S
15,35,55,75,95,B5,D5,F5	STAT1	R	-	-	RLP_S	-	-	-	-	-
Interrupt Status Registers	Interrupt Status Registers									
16,36,56,76,96,B6,D6,F6	INTS0	R	-	IBLBA_IS	IBLBD_IS	PRBS_IS	TCLK_LOS_IS	DF_IS	AIS_IS	LOS_IS
17,37,57,77,97,B7,D7,F7	INTS1	R	DAC_OV_IS	JAOV_IS	JAUD_IS	ERR_IS	EXZ_IS	CV_IS	TMOV_IS	CNT_OV_IS
Counter Registers	•	•					•		•	
18,38,58,78,98,B8,D8,F8	CNT0	R	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
19,39,59,79,99,B9,D9,F9	CNT1	R	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
Transmit and Receive Termin	ation Regis	ters					•		•	
1A,3A,5A,7A,9A,BA,DA,FA	TERM	R/W	-	-	T_TERM2	T_TERM1	T_TERM0	R_TERM2	R_TERM1	R_TERM0

4.2 REGISTER DESCRIPTION

4.2.1 GLOBAL REGISTERS

Table-21 ID: Chip Revision Register

(R, Address = 00H)

Symbol	Bit	Default	Description
ID[7:0]	7-0	01H	00H is for the first version.

Table-22 RST: Reset Register

(W, Address = 20H)

Symbol	Bit	Default	Description
RST[7:0]	7-0	01H	Software reset. A write operation on this register will reset all internal registers to their default values, and the sta-
			tus of all ports are set to the default status. The content in this register can not be changed.

Table-23 GCF0: Global Configuration Register 0

(R/W, Address = 40H)

Symbol	Bit	Default	Description
-	7-6	0	Reserved
-	5	0	Reserved. For normal operation, this bit should be set to '0'.
T1E1	4	0	This bit selects E1 or T1/J1 operation mode globally. = 0: E1 mode is selected. = 1: T1/J1 mode is selected.
COPY	3	0	Enable broadcasting mode. = 0: Broadcasting mode disabled = 1: Broadcasting mode enabled. Writing operation on one channel's register will be copied exactly to the corresponding registers in all the other channels.
INTM_GLB	2	1	Global interrupt enable = 0: Interrupt is globally enabled. But for each individual interrupt, it still can be disabled by its corresponding Interrupt mask Bit. = 1: All the interrupts are disabled for all channels.
INT_PIN[1:0]	1-0	00	Interrupt pin operation mode selection = x0: open drain, active low (with an external pull-up resistor) = 01: push-pull, active low = 11: push-pull, active high

Table-24 GCF1: Global Configuration Register 1 (R/W, Address = 60H)

Symbol	Bit	Default	Description
MON[3:0]	7-4	0000	MON selects the transmitter or receiver channel to be monitored. = 0000: receiver 1 is in normal operation without monitoring = 0001: monitor receiver 2 = 0010: monitor receiver 3 = 0011: monitor receiver 4 = 0100: monitor receiver 5 = 0101: monitor receiver 6
			= 0110: monitor receiver 7 = 0111: monitor receiver 8 = 1000: transmitter 1 is in normal operation without monitoring = 1001: monitor transmitter 2 = 1010: monitor transmitter 3 = 1011: monitor transmitter 4 = 1100: monitor transmitter 5 = 1101: monitor transmitter 6 = 1110: monitor transmitter 7 = 1111: monitor transmitter 8
-	3-0	0000	Reserved

Table-25 INTCH: Interrupt Channel Indication Register

(R, Address = 80H)

Symbol	Bit	Default	Description
INT_CH[7:0]	7-0	00H	INT_CH[n]=1 indicates that an interrupt was generated by channel [n+1] respectively.

Table-26 GPIO: General Purpose IO Pin Definition Register

(R/W, Address = A0H)

Symbol	Bit	Default	Description
-	7-4	0000	Reserved.
LEVEL1	3	-	When GPIO1 is defined as an output port, this bit determines the output level on GPIO1 pin. = 0: low level output on port GPIO1 = 1: high level output on port GPIO1 When GPIO1 is defined as an input port, this bit reflects the input level of GPIO1 pin. = 0: low level input on port GPIO1 = 1: high level input on port GPIO1
LEVEL0	2	-	When GPIO0 is defined as an output port, this bit determines the output level on GPIO0 pin. = 0: low level output on port GPIO0 = 1: high level output on port GPIO0 When GPIO0 is defined as an input port, this bit reflects the input level on GPIO0 pin = 0: low level input on port GPIO0 = 1: high level input on port GPIO0
DIR1	1	1	= 0: port GPIO1 is configured as output port = 1: port GPIO1 is configured as input port
DIR0	0	1	= 0: port GPIO0 is configured as output port = 1: port GPIO0 is configured as input port

4.2.2 JITTER ATTENUATION CONTROL REGISTER

Table-27 JACF: Jitter Attenuator Configuration Register

(R/W, Address = 01H,21H,41H,61H,81H,A1H,C1H,E1H)

Symbol	Bit	Default		Description		
-	7-6	00	Reserved			
JA_LIMIT	5	0	Wide Jitter Attenuation ba = 0: normal mode = 1: JA limit mode			
JACF[1:0]	4-3	00	Jitter Attenuator configuration = 00/10: JA not used = 01: JA in transmit path = 11: JA in receive path			
JADP[1:0]	2-1	00	Jitter Attenuator depth sel = 00: 128 bits = 01: 64 bits = 10/11: 32 bits	Jitter Attenuator depth selection = 00: 128 bits = 01: 64 bits		
JABW	0	0	Jitter transfer function bandwidth selection			
			JABW	T1/J1	E1	
			0	6.8 Hz		
			1	0.9 Hz		

4.2.3 TRANSMIT PATH CONTROL REGISTERS

Table-28 TCF0: Transmitter Configuration Register 0

(R/W, Address = 02H,22H,42H,62H,82H,A2H,C2H,E2H)

Symbol	Bit	Default	Description
-	7-5	000	Reserved
T_OFF	4	0	Transmitter power down enable = 0: Transmitter power up = 1: Transmitter power down and line driver high impedance
TD_INV	3	0	Transmit data invert = 0: data on TDn or TDPn/TDNn is active high = 1: data on TDn or TDPn/TDNn is active low
TCLK_SEL	2	0	Transmit clock edge select = 0: data on TDn or TDPn/TDNn is sampled on the falling edges of TCLKn = 1: data on TDn or TDPn/TDNn is sampled on the rising edges of TCLKn
T_MD[1:0]	1-0	00	Transmitter operation mode control bits which select different stages of transmit data path = 00: enable HDB3/B8ZS encoder and waveform shaper blocks, input on TDn is single rail NRZ data = 01: enable AMI encoder and waveform shaper blocks, input on pin TDn is single rail NRZ data = 1x: encoder is bypassed, dual rail NRZ transmit data input on pin TDPn/TDNn

Table-29 TCF1: Transmitter Configuration Register 1

(R/W, Address = 03H, 23H, 43H, 63H, 83H, A3H, C3H, E3H)

Symbol	Bit	Default			Des	cription		
-	7-6	00	Reserved. This bi	t should be '0' for n	ormal operation.			
DFM_OFF	5	0	= 0: DFM is enabl	Transmit driver failure monitor disable = 0: DFM is enabled = 1: DFM is disabled				
THZ	4	1	Transmit line driver high impedance enable = 0: normal state = 1: transmit line driver high impedance enable (other transmit path still in normal state)					
PULS[3:0]	3-0	0000	These bits select	the transmit templa	te.			
				T1/E1/J1	TCLK	Cable Impedance	Cable Range	Cable Loss
			0000 ¹	E1	2.048 MHz	75 Ω	-	0~24 dB
			0001	E1	2.048 MHz	120 Ω	-	0~24 dB
			0010	DSX1	1.544 MHz	100 Ω	0~133 ft	0~0.6 dB
			0011	DSX1	1.544 MHz	100 Ω	133~266 ft	0.6~1.2 dB
			0100	DSX1	1.544 MHz	100 Ω	266~399 ft	1.2~1.8 dB
			0101	DSX1	1.544 MHz	100 Ω	399~533 ft	1.8~2.4 dB
			0110	DSX1	1.544 MHz	100 Ω	533~655 ft	2.4~3.0 dB
			0111	J1	1.544 MHz	110 Ω	0~655 ft	0~3.0 dB
			1000 - 1011		•	Reserved		
			11xx	User programmal	ole waveform settir	ng		

^{1.} In internal impedance matching mode, for E1/75 Ω cable impedance, the PULS[3:0] bits (**TCF1, 03H...**) should be set to '0000'. In external impedance matching mode, for E1/75 Ω cable impedance, the PULS[3:0] bits should be set to '0001'.

Table-30 TCF2: Transmitter Configuration Register 2

(R/W, Address = 04H, 24H, 44H, 64H, 84H, A4H, C4H, E4H)

Symbol	Bit	Default	Description
-	7-6	00	Reserved
SCAL[5:0]	5-0	100001	SCAL specifies a scaling factor to be applied to the amplitude of the user-programmable arbitrary pulses which is to be transmitted if needed. The default value of SCAL[5:0] is '100001'. Refer to 3.2.3.2 User-Programmable Arbitrary Waveform. $= 110110: \text{ default value for T1 0} \sim 133 \text{ ft, T1 133} \sim 266 \text{ ft, T1 266} \sim 399 \text{ ft, T1 399} \sim 533 \text{ ft, T1 533} \sim 655 \text{ ft, J1 0} \sim 655 \text{ ft.}$ One step change of this value results in 2% scaling up/down against the pulse amplitude. $= 100001: \text{ default value for E1 75 } \Omega \text{ and 120 } \Omega.$ One step change of this value results in 3% scaling up/down against the pulse amplitude.

Table-31 TCF3: Transmitter Configuration Register 3

(R/W, Address = 05H, 25H, 45H, 65H, 85H, A5H, C5H, E5H)

Symbol	Bit	Default	Description
DONE	7	0	After '1' is written to this bit, a read or write operation is implemented.
RW	6	0	This bit selects read or write operation = 0: write to RAM = 1: read from RAM
UI[1:0]	5-4	00	These bits specify the unit interval address. There are 4 unit intervals. = 00: UI address is 0 (The most left UI) = 01: UI address is 1 = 10: UI address is 2 = 11: UI address is 3
SAMP[3:0]	3-0	0000	These bits specify the sample address. Each UI has 16 samples. = 0000: sample address is 0 (The most left Sample) = 0001: sample address is 1 = 0010: sample address is 2 = 1110: sample address is 14 = 1111: sample address is 15

Table-32 TCF4: Transmitter Configuration Register 4

(R/W, Address = 06H, 26H, 46H, 66H, 86H, A6H, C6H, E6H)

Symbol	Bit	Default	Description
-	7	0	Reserved
WDAT[6:0]	6-0		In Indirect Write operation, the WDAT[6:0] will be loaded to the pulse template RAM, specifying the amplitude of the Sample. After an Indirect Read operation, the amplitude data of the Sample in the pulse template RAM will be output to the WDAT[6:0].

4.2.4 RECEIVE PATH CONTROL REGISTERS

Table-33 RCF0: Receiver Configuration Register 0

(R/W, Address = 07H,27H,47H,67H,87H,A7H,C7H,E7H)

Symbol	Bit	Default	Description
-	7-5	000	Reserved
R_OFF	4	0	Receiver power down enable = 0: Receiver power up = 1: Receiver power down
RD_INV	3	0	Receive data invert = 0: data on RDn or RDPn/RDNn is active high = 1: data on RDn or RDPn/RDNn is active low
RCLK_SEL	2	0	Receive clock edge select (this bit is ignored in slicer mode) = 0: data on RDn or RDPn/RDNn is updated on the rising edges of RCLKn = 1: data on RDn or RDPn/RDNn is updated on the falling edges of RCLKn
R_MD[1:0]	1-0	00	Receiver path decoding selection = 00: receive data is HDB3 (E1) / B8ZS (T1/J1) decoded and output on RDn with single rail NRZ format = 01: receive data is AMI decoded and output on RDn with single rail NRZ format = 10: decoder is bypassed, re-timed dual rail data with NRZ format output on RDPn/RDNn (dual rail mode with clock recovery) = 11: both CDR and decoder blocks are bypassed, slicer data with RZ format output on RDPn/RDNn (slicer mode)

Table-34 RCF1: Receiver Configuration Register 1

(R/W, Address = 08H,28H,48H,68H,88H,A8H,C8H,E8H)

Symbol	Bit	Default		Description	
-	7	0	Reserved		
EQ_ON	6	0	= 0: receive equalizer		
			· ·	on (LOS programming enabled)	
-	5	0	Reserved. Should be	0 for normal operation.	
LOS[4:0]	4-0	10101		LOS Clear Level (dB)	LOS Declare Level (dB)
			00000	0	<-4
			00001	>-2	<-6
			00010	>-4	<-8
			00011	>-6	<-10
			00100	>-8	<-12
			00101	>-10	<-14
			00110	>-12	<-16
			00111	>-14	<-18
			01000	>-16	<-20
			01001	>-18	<-22
			01010	>-20	<-24
			01011 - 11111	Reserved	<u>, </u>

Table-35 RCF2: Receiver Configuration Register 2

(R/W, Address = 09H,29H,49H,69H,89H,A9H,C9H,E9H)

Symbol	Bit	Default	Description
-	7-6	00	Reserved
SLICE[1:0]	5-4	01	Receive slicer threshold = 00: The receive slicer generates a mark if the voltage on RTIPn/RRINGn exceeds 40% of the peak amplitude. = 01: The receive slicer generates a mark if the voltage on RTIPn/RRINGn exceeds 50% of the peak amplitude. = 10: The receive slicer generates a mark if the voltage on RTIPn/RRINGn exceeds 60% of the peak amplitude. = 11: The receive slicer generates a mark if the voltage on RTIPn/RRINGn exceeds 70% of the peak amplitude.
-	3-2	10	Reserved
MG[1:0]	1-0	00	Monitor gain setting: these bits select the internal linear gain boost = 00: 0 dB = 01: 22 dB = 10: 26 dB = 11: 32 dB

4.2.5 NETWORK DIAGNOSTICS CONTROL REGISTERS

Table-36 MAINT0: Maintenance Function Control Register 0

(R/W, Address = 0AH,2AH,4AH,6AH,8AH,AAH,CAH,EAH)

Symbol	Bit	Default	Description
-	7	0	Reserved
PATT[1:0]	6-5	00	These bits select the internal pattern and insert it into the transmit data stream. = 00: normal operation (PATT_CLK = 0) / insert all zeros (PATT_CLK = 1) = 01: insert All Ones = 10: insert PRBS (E1: 2 ¹⁵ -1) or QRSS (T1/J1: 2 ²⁰ -1) = 11: insert programmable Inband Loopback activate or deactivate code
PATT_CLK	4	0	Selects reference clock for transmitting internal pattern = 0: uses TCLKn as the reference clock = 1: uses MCLK as the reference clock
PRBS_INV	3	0	Inverts PRBS = 0: PRBS data is not inverted = 1: PRBS data is inverted before transmission and detection
LAC	2	0	The LOS/AIS criterion is selected as below: = 0: G.775 (E1) / T1.231 (T1/J1) = 1: ETSI 300233 & I.431 (E1) / I.431 (T1/J1)
AISE	1	0	AIS enable during LOS = 0: AIS insertion on RDPn/RDNn/RCLKn is disabled during LOS = 1: AIS insertion on RDPn/RDNn/RCLKn is enabled during LOS
ATAO	0	0	Automatically Transmit All Ones (enabled only when PATT[1:0] = 01) = 0: disabled = 1: Automatically Transmit All Ones pattern at TTIPn/TRINGn during LOS.

Table-37 MAINT1: Maintenance Function Control Register 1

(R/W, Address = 0BH,2BH,4BH,6BH,8BH,ABH,CBH,EBH)

Symbol	Bit	Default	Description
-	7-4	0000	Reserved
ARLP	3	0	Automatic Remote Loopback Control = 0: disables Automatic Remote Loopback (normal transmit and receive operation) = 1: enables Automatic Remote Loopback
RLP	2	0	Remote loopback enable = 0: disables remote loopback (normal transmit and receive operation) = 1: enables remote loopback
ALP	1	0	Analog loopback enable = 0: disables analog loopback (normal transmit and receive operation) = 1: enables analog loopback
DLP	0	0	Digital loopback enable = 0: disables digital loopback (normal transmit and receive operation) = 1: enables digital loopback

Table-38 MAINT2: Maintenance Function Control Register 2

(R/W, Address = 0CH,2CH,4CH,6CH,8CH,ACH,CCH,ECH)

Symbol	Bit	Default	Description
-	7-6	00	Reserved.
TIBLB_L[1:0]	5-4	00	Defines the length of the user-programmable transmit Inband Loopback activate/deactivate code contained in TIBLB register. The default selection is 5 bits length. = 00: 5-bit activate code in TIBLB [4:0] = 01: 6-bit activate code in TIBLB [5:0] = 10: 7-bit activate code in TIBLB [6:0] = 11: 8-bit activate code in TIBLB [7:0]
RIBLBA_L[1:0]	3-2	00	Defines the length of the user-programmable receive Inband Loopback activate code contained in RIBLBA register. = 00: 5-bit activate code in RIBLBA [4:0] = 01: 6-bit activate code in RIBLBA [5:0] = 10: 7-bit activate code in RIBLBA [6:0] = 11: 8-bit activate code in RIBLBA [7:0]
RIBLBD_L[1:0]	1-0	01	Defines the length of the user-programmable receive Inband Loopback deactivate code contained in RIBLBD register. = 00: 5-bit deactivate code in RIBLBD [4:0] = 01: 6-bit deactivate code in RIBLBD [5:0] = 10: 7-bit deactivate code in RIBLBD [6:0] = 11: 8-bit deactivate code in RIBLBD [7:0]

Table-39 MAINT3: Maintenance Function Control Register 3

(R/W, Address = 0DH,2DH,4DH,6DH,8DH,ADH,CDH,EDH)

Symbol	Bit	Default	Description
TIBLB[7:0]	7-0	(000)00001	Defines the user-programmable transmit Inband Loopback activate/deactivate code. The default selection is 00001. TIBLB[7:0] form the 8-bit repeating code TIBLB[6:0] form the 7-bit repeating code TIBLB[5:0] form the 6-bit repeating code TIBLB[4:0] form the 5-bit repeating code

Table-40 MAINT4: Maintenance Function Control Register 4

(R/W, Address = 0EH,2EH,4EH,6EH,8EH,AEH,CEH,EEH)

Symbol	Bit	Default	Description
RIBLBA[7:0]	7-0	, ,	Defines the user-programmable receive Inband Loopback activate code. The default selection is 00001. RIBLBA[7:0] form the 8-bit repeating code RIBLBA[6:0] form the 7-bit repeating code RIBLBA[5:0] form the 6-bit repeating code RIBLBA[4:0] form the 5-bit repeating code

Table-41 MAINT5: Maintenance Function Control Register 5

(R/W, Address = 0FH,2FH,4FH,6FH,8FH,AFH,CFH,EFH)

Symbol	Bit	Default	Description
RIBLBD[7:0]	7-0		Defines the user-programmable receive Inband Loopback deactivate code. The default selection is 001001. RIBLBD[7:0] form the 8-bit repeating code RIBLBD[6:0] form the 7-bit repeating code RIBLBD[5:0] form the 6-bit repeating code RIBLBD[4:0] form the 5-bit repeating code

Table-42 MAINT6: Maintenance Function Control Register 6

(R/W, Address = 10H,30H,50H,70H,90H,B0H,D0H,F0H)

Symbol	Bit	Default	Description
-	7	0	Reserved.
BPV_INS	6	0	BPV error insertion A '0' to '1' transition on this bit will cause a single bipolar violation error to be inserted into the transmit data stream. This bit must be cleared and set again for a subsequent error to be inserted.
ERR_INS	5	0	PRBS/QRSS logic error insertion A '0' to '1' transition on this bit will cause a single PRBS/QRSS logic error to be inserted into the transmit PRBS/QRSS data stream. This bit must be cleared and set again for subsequent error to be inserted.
EXZ_DEF	4	0	EXZ definition select = 0: ANSI = 1: FCC
ERR_SEL	3-2	00	These bits choose which type of error will be counted = 00: the PRBS logic error is counted by a 16-bit error counter. = 01: the EXZ error is counted by a 16-bit error counter. = 10: the Received CV (BPV) error is counted by a 16-bit error counter. = 11: both CV (BPV) and EXZ errors are counted by a 16-bit error counter.
CNT_MD	1	0	Counter operation mode select = 0: Manual Report Mode = 1: Auto Report Mode
CNT_TRF	0	0	= 0: Clear this bit for the next '0' to '1' transition on this bit. = 1: Error counting result is transferred to CNT0 and CNT1 and the error counter is reset.

4.2.6 INTERRUPT CONTROL REGISTERS

Table-43 INTM0: Interrupt Mask Register 0

(R/W, Address = 11H,31H,51H,71H,91H,B1H,D1H,F1H)

Symbol	Bit	Default	Description
-	7	1	Reserved
IBLBA_IM	6	1	In-band Loopback activate code detect interrupt mask = 0: In-band Loopback activate code detect interrupt enabled = 1: In-band Loopback activate code detect interrupt masked
IBLBD_IM	5	1	In-band Loopback deactivate code detect interrupt mask = 0: In-band Loopback deactivate code detect interrupt enabled = 1: In-band Loopback deactivate code detect interrupt masked
PRBS_IM	4	1	PRBS synchronic signal detect interrupt mask = 0: PRBS synchronic signal detect interrupt enabled = 1: PRBS synchronic signal detect interrupt masked
TCLK_IM	3	1	TCLK loss detect interrupt mask = 0: TCLK loss detect interrupt enabled = 1: TCLK loss detect interrupt masked
DF_IM	2	1	Driver failure interrupt mask = 0: Driver failure interrupt enabled = 1: Driver failure interrupt masked
AIS_IM	1	1	Alarm Indication Signal interrupt mask = 0: Alarm Indication Signal interrupt enabled = 1: Alarm Indication Signal interrupt masked
LOS_IM	0	1	Loss Of Signal interrupt mask = 0: Loss Of Signal interrupt enabled = 1: Loss Of Signal interrupt masked

Table-44 INTM1: Interrupt Mask Register 1

(R/W, Address = 12H,32H,52H,72H,92H,B2H,D2H,F2H)

Symbol	Bit	Default	Description
DAC_OV_IM	7	1	DAC arithmetic overflow interrupt mask = 0: DAC arithmetic overflow interrupt enabled = 1: DAC arithmetic overflow interrupt masked
JAOV_IM	6	1	JA overflow interrupt mask = 0: JA overflow interrupt enabled = 1: JA overflow interrupt masked
JAUD_IM	5	1	JA underflow interrupt mask = 0: JA underflow interrupt enabled = 1: JA underflow interrupt masked
ERR_IM	4	1	PRBS/QRSS logic error detect interrupt mask = 0: PRBS/QRSS logic error detect interrupt enabled = 1: PRBS/QRSS logic error detect interrupt masked
EXZ_IM	3	1	Receive excess zeros interrupt mask = 0: Receive excess zeros interrupt enabled = 1: Receive excess zeros interrupt masked
CV_IM	2	1	Receive error interrupt mask = 0: Receive error interrupt enabled = 1: Receive error interrupt masked
TIMER_IM	1	1	One-Second Timer expiration interrupt mask = 0: One-Second Timer expiration interrupt enabled = 1: One-Second Timer expiration interrupt masked
CNT_IM	0	1	Counter overflow interrupt mask = 0: Counter overflow interrupt enabled = 1: Counter overflow interrupt masked

Table-45 INTES: Interrupt Trigger Edges Select Register

(R/W, Address = 13H,33H, 53H,73H,93H,B3H,D3H,F3H)

Symbol	Bit	Default	Description
-	7	-	Reserved
IBLBA_IES	6	0	This bit determines the Inband Loopback Activate Code interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the IBLBA_S bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the IBLBA_S bit in the STAT0 status register.
IBLBD_IES	5	0	This bit determines the Inband Loopback Deactivate Code interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the IBLBD_S bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the IBLBD_S bit in the STAT0 status register.
PRBS_IES	4	0	This bit determines the PRBS/QRSS synchronization status interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the PRBS_S bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the PRBS_S bit in the STAT0 status register.
TCLK_IES	3	0	This bit determines the TCLK Loss interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the TCLK_LOS bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the TCLK_LOS bit in the STAT0 status register.
DF_IES	2	0	This bit determines the Driver Failure interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the DF_S bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the DF_S bit in the STAT0 status register.
AIS_IES	1	0	This bit determines the AIS interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the AIS_S bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the AIS_S bit in the STAT0 status register.
LOS_IES	0	0	This bit determines the LOS interrupt event. = 0: interrupt event is defined as a '0' to '1' transition of the LOS_S bit in the STAT0 status register = 1: interrupt event is defined as either a '0' to '1' transition or a '1' to '0' transition of the LOS_S bit in the STAT0 status register.

4.2.7 LINE STATUS REGISTERS

Table-46 STAT0: Line Status Register 0 (real time status monitor)

(R, Address = 14H,34H,54H,74H,94H,B4H,D4H,F4H)

Symbol	Bit	Default	Description
-	7	-	Reserved
IBLBA_S	6	0	Inband Loopback activate code receive status indication = 0: no Inband Loopback activate code is detected = 1: activate code has been detected for more than t ms. Even there is bit error, this bit remains set as long as the bit error rate is less than 10 ⁻² .
			Note1: Automatic remote loopback switching is disabled (ARLP = 0), t = 40 ms. If automatic remote loopback switching is enabled (ARLP = 1), t = 5.1 s. The rising edge of this bit activates the remote loopback operation in local end. Note2: If IBLBA_IM=0 and IBLBA_IES=0, a '0' to '1' transition on this bit will cause an activate code detect interrupt. If IBLBA_IM=0 and IBLBA_IES=1, any changes on this bit will cause an activate code detect interrupt.
IBLBD_S	5	0	Inband Loopback deactivate code receive status indication = 0: no Inband Loopback deactivate code is detected = 1: the Inband Loopback deactivate code has been detected for more than t. Even there is a bit error, this bit remains set as long as the bit error rate is less than 10 ⁻² .
			Note1: Automatic remote loopback switching is disabled (ARLP = 0), t = 40 ms.lf automatic remote loopback switching is enabled (ARLP = 1), t= 5.1 s. The rising edge of this bit disables the remote loopback operation. Note2: If IBLBD_IM=0 and IBLBD_IES=0, a '0' to '1' transition on this bit will cause a deactivate code detect interrupt. If IBLBD_IM=0 and IBLBD_IES=1, any changes on this bit will cause a deactivate code detect interrupt.
PRBS_S	4	0	Synchronous status indication of PRBS/QRSS (real time) = 0: 2 ¹⁵ -1 (E1) PRBS or 2 ²⁰ -1 (T1/J1) QRSS is not detected = 1: 2 ¹⁵ -1 (E1) PRBS or 2 ²⁰ -1 (T1/J1) QRSS is detected.
			Note: If PRBS_IM=0 and PRBS_IES=0, a '0' to '1' transition on this bit will cause a synchronous status detect interrupt. If PRBS_IM=0 and PRBS_IES=1, any changes on this bit will cause a synchronous status detect interrupt.
TCLK_LOS	3	0	TCLKn loss indication = 0: normal = 1: TCLKn pin has not toggled for more than 70 MCLK cycles. Note: If TCLK_IM=0 and TCLK_IES=0, a '0' to '1' transition on this bit will cause an interrupt.
DF_S	2	0	If TCLK_IM=0 and TCLK_IES=1, any changes on this bit will cause an interrupt. Line driver status indication = 0: normal operation = 1: line driver short circuit is detected.
			Note: If DF_IM=0 and DF_IES=0, a '0' to '1' transition on this bit will cause an interrupt. If DF_IM=0 and DF_IES=1, any changes on this bit will cause an interrupt.
AIS_S	1	0	Alarm Indication Signal status detection = 0: no AIS signal is detected in the receive path = 1: AIS signal is detected in the receive path Note: If AIS_IM=0 and AIS_IES=0, a '0' to '1' transition on this bit will cause an interrupt.
			If AIS_IM=0 and AIS_IES=1, any changes on this bit will cause an interrupt.

Table-46 STAT0: Line Status Register 0 (real time status monitor) (Continued)

(R, Address = 14H,34H,54H,74H,94H,B4H,D4H,F4H)

Symbol	Bit	Default	Description
LOS_S	0	0	Loss of Signal status detection = 0: Loss of signal on RTIP/RRING is not detected = 1: Loss of signal on RTIP/RRING is detected
			Note: IF LOS_IM=0 and LOS_IES=0, a '0' to '1' transition on this bit will cause an interrupt. IF LOS_IM=0 and LOS_IES=1, any changes on this bit will cause an interrupt.

Table-47 STAT1: Line Status Register 1 (real time status monitor)

(R, Address = 15H,35H, 55H,75H,95H,B5H, D5H, F5H)

Symbol	Bit	Default	Description
-	7-6	00	Reserved
RLP_S	5		Indicating the status of Remote Loopback = 0: The remote loopback is inactive. = 1: The remote loopback is active (closed).
-	4-0	00000	Reserved.

4.2.8 INTERRUPT STATUS REGISTERS

Table-48 INTS0: Interrupt Status Register 0

(this register is reset after a read operation) (R, Address = 16H,36H, 56H,76H,96H,B6H, D6H, F6H)

Symbol	Bit	Default	Description
-	7	0	Reserved
IBLBA_IS	6	0	This bit indicates the occurrence of the Inband Loopback Activate Code interrupt event. = 0: no Inband Loopback Activate Code interrupt event occurred = 1: Inband Loopback Activate Code Interrupt event occurred
IBLBD_IS	5	0	This bit indicates the occurrence of the Inband Loopback Deactivate Code interrupt event. = 0: no Inband Loopback Deactivate Code interrupt event occurred = 1: interrupt event of the received inband loopback deactivate code occurred.
PRBS_IS	4	0	This bit indicates the occurrence of the interrupt event generated by the PRBS/QRSS synchronization status. = 0: no PRBS/QRSS synchronization status interrupt event occurred = 1: PRBS/QRSS synchronization status interrupt event occurred
TCLK_LOS_IS	3	0	This bit indicates the occurrence of the interrupt event generated by the TCLKn loss detection. = 0: no TCLKn loss interrupt event. = 1:TCLKn loss interrupt event occurred.
DF_IS	2	0	This bit indicates the occurrence of the interrupt event generated by the Driver Failure. = 0: no Driver Failure interrupt event occurred = 1: Driver Failure interrupt event occurred
AIS_IS	1	0	This bit indicates the occurrence of the AIS (Alarm Indication Signal) interrupt event. = 0: no AIS interrupt event occurred = 1: AIS interrupt event occurred
LOS_IS	0	0	This bit indicates the occurrence of the LOS (Loss of signal) interrupt event. = 0: no LOS interrupt event occurred = 1: LOS interrupt event occurred

Table-49 INTS1: Interrupt Status Register 1

(this register is reset and relevant interrupt request is cleared after a read) (R, Address = 17H,37H, 57H,77H,97H,B7H, D7H, F7H)

Symbol	Bit	Default	Description
DAC_OV_IS	7	0	This bit indicates the occurrence of the pulse amplitude overflow of Arbitrary Waveform Generator interrupt event. = 0: no pulse amplitude overflow of Arbitrary Waveform Generator interrupt event occurred. = 1: the pulse amplitude overflow of Arbitrary Waveform Generator interrupt event occurred.
JAOV_IS	6	0	This bit indicates the occurrence of the Jitter Attenuator Overflow interrupt event. = 0: no JA overflow interrupt event occurred = 1: A overflow interrupt event occurred
JAUD_IS	5	0	This bit indicates the occurrence of the Jitter Attenuator Underflow interrupt event. = 0: no JA underflow interrupt event occurred = 1: JA underflow interrupt event occurred
ERR_IS	4	0	This bit indicates the occurrence of the interrupt event generated by the detected PRBS/QRSS logic error. = 0: no PRBS/QRSS logic error interrupt event occurred = 1: PRBS/QRSS logic error interrupt event occurred
EXZ_IS	3	0	This bit indicates the occurrence of the Excessive Zeros interrupt event. = 0: no excessive zeros interrupt event occurred = 1: EXZ interrupt event occurred
CV_IS	2	0	This bit indicates the occurrence of the Code Violation interrupt event. = 0: no code violation interrupt event occurred = 1: code violation interrupt event occurred
TMOV_IS	1	0	This bit indicates the occurrence of the One-Second Timer Expiration interrupt event. = 0: no one-second timer expiration interrupt event occurred = 1: one-second timer expiration interrupt event occurred
CNT_OV_IS	0	0	This bit indicates the occurrence of the Counter Overflow interrupt event. = 0: no counter overflow interrupt event occurred = 1: counter overflow interrupt event occurred

4.2.9 COUNTER REGISTERS

Table-50 CNT0: Error Counter L-byte Register 0

(R, Address = 18H,38H, 58H,78H,98H,B8H, D8H, F8H)

Symbol	Bit	Default	Description
CNT_L[7:0]	7-0	00H	This register contains the lower eight bits of the 16-bit error counter. CNT_L[0] is the LSB.

Table-51 CNT1: Error Counter H-byte Register 1

(R, Address = 19H,39H, 59H,79H,99H,B9H,D9H,F9H)

Symbol	E	Bit	Default	Description
CNT_H[7:0	7	-0	00H	This register contains the upper eight bits of the 16-bit error counter. CNT_H[7] is the MSB.

4.2.10 TRANSMIT AND RECEIVE TERMINATION REGISTER

Table-52 TERM: Transmit and Receive Termination Configuration Register (R/W, Address = 1AH,3AH, 5AH,7AH,9AH,BAH,DAH,FAH)

Symbol	Bit	Default	Description
-	7-6	00	Reserved
T_TERM[2:0]	5-3	000	These bits select the internal termination for transmit line impedance matching. = 000: internal 75 Ω impedance matching = 001: internal 120 Ω impedance matching = 010: internal 100 Ω impedance matching = 011: internal 110 Ω impedance matching = 011: internal 110 Ω impedance matching =1xx: Selects external impedance matching resistors for E1 mode only. T1/J1 does not require external impedance resistors (see Table-10).
R_TERM[2:0]	2-0	000	These bits select the internal termination for receive line impedance matching. = 000: internal 75 Ω impedance matching = 001: internal 120 Ω impedance matching = 010: internal 100 Ω impedance matching = 011: internal 110 Ω impedance matching = 1xx: Selects external impedance matching resistors (see Table-11).

5 IEEE STD 1149.1 JTAG TEST ACCESS PORT

The IDT82V2048E supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. Control of the TAP is performed through signals applied to the Test Mode Select (TMS) and Test

Clock (TCK) pins. Data is shifted into the registers via the Test Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK.

The JTAG boundary scan registers include BSR (Boundary Scan Register), IDR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. Refer to for architecture.




Figure-22 JTAG Architecture

5.1 JTAG INSTRUCTIONS AND INSTRUCTION REGISTER

The IR (Instruction Register) with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions are shifted in LSB first to this 3-bit register. See Table-53 for details of the codes and the instructions related.

Table-53 Instruction Register Description

IR CODE	INSTRUCTION	COMMENTS
000	Extest	The external test instruction allows testing of the interconnection to other devices. When the current instruction is the EXTEST instruction, the boundary scan register is placed between TDI and TDO. The signal on the input pins can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state. The signal on the output pins can be controlled by loading patterns shifted in through input TDI into the boundary scan register using the Update-DR state.
100	Sample / Preload	The sample instruction samples all the device inputs and outputs. For this instruction, the boundary scan register is placed between TDI and TDO. The normal path between IDT82V2048E logic and the I/O pins is maintained. Primary device inputs and outputs can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state.
110	Idcode	The identification instruction is used to connect the identification register between TDI and TDO. The device's identification code can then be shifted out using the Shift-DR state.
111	Bypass	The bypass instruction shifts data from input TDI to output TDO with one TCK clock period delay. The instruction is used to bypass the device.

5.2 JTAG DATA REGISTER

5.2.1 DEVICE IDENTIFICATION REGISTER (IDR)

The IDR can be set to define the producer number, part number and the device revision, which can be used to verify the proper version or revision number that has been used in the system under test. The IDR is 32 bits long and is partitioned as in Table-54. Data from the IDR is shifted out to TDO LSB first.

Table-54 Device Identification Register Description

Bit No.	Comments
0	Set to '1'
1-11	Producer Number
12-27	Part Number
28-31	Device Revision

5.2.2 BYPASS REGISTER (BR)

The BR consists of a single bit. It can provide a serial path between the TDI input and TDO output, bypassing the BSR to reduce test access times.

5.2.3 BOUNDARY SCAN REGISTER (BSR)

The BSR can apply and read test patterns in parallel to or from all the digital I/O pins. The BSR is a 98 bits long shift register and is initialized and read using the instruction EXTEST or SAMPLE/PRELOAD. Each pin is related to one or more bits in the BSR. For details, please refer to the BSDL file.

5.2.4 TEST ACCESS PORT CONTROLLER

The TAP controller is a 16-state synchronous state machine. Figure-23 shows its state diagram following the description of each state. Note that the figure contains two main branches to access either the data or instruc-

tion registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK. Please refer to Table-55 for details of the state description.

Table-55 TAP Controller State Description

STATE	DESCRIPTION
Test Logic Reset	In this state, the test logic is disabled. The device is set to normal operation. During initialization, the device initializes the instruction registed with the IDCODE instruction. Regardless of the original state of the controller, the controller enters the Test-Logic-Reset state when the TMS input is held high for at least 5 rising edges of TCK. The controller remains in this state while TMS is high. The device processor automatically enters this state at power-up.
Run-Test/Idle	This is a controller state between scan operations. Once in this state, the controller remains in the state as long as TMS is held low. The instruction register and all test data registers retain their previous state. When TMS is high and a rising edge is applied to TCK, the control ler moves to the Select-DR state.
Select-DR-Scan	This is a temporary controller state and the instruction does not change in this state. The test data register selected by the current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Cap ture-DR state and a scan sequence for the selected test data register is initiated. If TMS is held high and a rising edge applied to TCK, the controller moves to the Select-IR-Scan state.
Capture-DR	In this state, the Boundary Scan Register captures input pin data if the current instruction is EXTEST or SAMPLE/PRELOAD. The instruction does not change in this state. The other test data registers, which do not have parallel input, are not changed. When the TAP controlle is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or the Shift-DR state if TMS is low
Shift-DR	In this controller state, the test data register connected between TDI and TDO as a result of the current instruction shifts data on stage toward its serial output on each rising edge of TCK. The instruction does not change in this state. When the TAP controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or remains in the Shift-DR state if TMS is low.
Exit1-DR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-DF state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-DF state. The test data register selected by the current instruction retains its previous value and the instruction does not change during thi state.
Pause-DR	The pause state allows the test controller to temporarily halt the shifting of data through the test data register in the serial path between TD and TDO. For example, this state could be used to allow the tester to reload its pin memory from disk during application of a long test sequence. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-DR state.
Exit2-DR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-Df state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-Df state. The test data register selected by the current instruction retains its previous value and the instruction does not change during thi state.
Update-DR	The Boundary Scan Register is provided with a latched parallel output to prevent changes while data is shifted in response to the EXTES and SAMPLE/PRELOAD instructions. When the TAP controller is in this state and the Boundary Scan Register is selected, data is latched into the parallel output of this register from the shift-register path on the falling edge of TCK. The data held at the latched parallel output changes only in this state. All shift-register stages in the test data register selected by the current instruction retain their previous value and the instruction does not change during this state.
Select-IR-Scan	This is a temporary controller state. The test data register selected by the current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Capture-IR state, and a scan sequence for the instruction register is initiated. If TMS is held high and a rising edge is applied to TCK, the controller moves to the Test-Logic-Reset state. The instruction does not change during this state.
Capture-IR	In this controller state, the shift register contained in the instruction register loads a fixed value of '100' on the rising edge of TCK. This supports fault-isolation of the board-level serial test data path. Data registers selected by the current instruction retain their value and the instruction does not change during this state. When the controller is in this state and a rising edge is applied to TCK, the controller enter the Exit1-IR state if TMS is held high, or the Shift-IR state if TMS is held low.
Shift-IR	In this state, the shift register contained in the instruction register is connected between TDI and TDO and shifts data one stage towards it serial output on each rising edge of TCK. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. When the controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1 IR state if TMS is held high, or remains in the Shift-IR state if TMS is held low.
Exit1-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-II state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-II state. The test data register selected by the current instruction retains its previous value and the instruction does not change during thi state.

Table-55 TAP Controller State Description (Continued)

STATE	DESCRIPTION
Pause-IR	The pause state allows the test controller to temporarily halt the shifting of data through the instruction register. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-IR state.
Exit2-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Update-IR	The instruction shifted into the instruction register is latched into the parallel output from the shift-register path on the falling edge of TCK. When the new instruction has been latched, it becomes the current instruction. The test data registers selected by the current instruction retain their previous value.




Figure-23 JTAG State Diagram

6 TEST SPECIFICATIONS

Table-56 Absolute Maximum Rating

Symbol	Parameter	Min	Max	Unit
VDDA, VDDD	Core Power Supply	-0.5	4.6	V
VDDIO	I/O Power Supply	-0.5	4.6	V
VDDT1-8	Transmit Power Supply	-0.5	4.6	V
VDDR1-8	Receive Power Supply	-0.5	4.6	
	Input Voltage, Any Digital Pin	GND-0.5	5.5	V
Vin	Input Voltage, Any RTIP and RRING pin ¹	GND-0.5	VDDR+0.5	V
VIII	ESD Voltage, any pin	2000 ²		V
		500 ³		V
	Transient latch-up current, any pin		100	mA
lin	Input current, any digital pin ⁴	-10	10	mA
	DC Input current, any analog pin ⁴		±100	mA
Pd	Maximum power dissipation in package DR208		3.35	W
	Maximum power dissipation in package BB208		2.63	W
Гс	Case Temperature		120	°C
Ts	Storage Temperature	-65	+150	°C

CAUTION:

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- 1.Reference to ground
- 2. Human body model
- 3. Charge device model
- 4.Constant input current

Table-57 Recommended Operation Conditions

Symbol	Parameter	Min	Тур	Max	Unit
VDDA,VDDD	Core Power Supply	3.13	3.3	3.47	V
VDDIO	I/O Power Supply	3.13	3.3	3.47	V
VDDT	Transmitter Power Supply	3.13	3.3	3.47	V
VDDR	Receive Power Supply	3.13	3.3	3.47	V
TA	Ambient operating temperature	-40	25	85	°C
	E1, 75 Ω Load 50% ones density data 100% ones density data E1, 120 Ω Load 50% ones density data	-	460 570 450	480 590 470	mA mA
Total current dissipation 1,2,3	100% ones density data	-	540	560	ША
Total current dissipation (**)	T1, 100 Ω Load 50% ones density data 100% ones density data	-	510 710	530 730	mA
	J1, 110 Ω Load 50% ones density data 100% ones density data	-	440 560	460 580	mA

^{1.} Power consumption includes power consumption on device and load. Digital levels are 10% of the supply rails and digital outputs driving a 50 pF capacitive load.

^{2.} Maximum power consumption over the full operating temperature and power supply voltage range.

^{3.}Internal impedance matching, E1 75Ω power dissipation values are measured with template PULS[3:0] = 0000; E1 120Ω power dissipation values are measured with template PULS[3:0] = 0110; J1 power dissipation values are measured with template PULS[3:0] = 0111.

Table-58 Power Consumption

Symbol	Par	ameter	Min	Тур	Max ^{1,2}	Unit
	E1, 3.3 V, 75 Ω Load	50% ones density data: 100% ones density data:	-	1520 1880	- 2050	mW
	E1, 3.3 V, 120 Ω Load	50% ones density data: 100% ones density data:	-	1490 1780	- 1950	mW
	T1, 3.3 V, 100 Ω Load ³	50% ones density data: 100% ones density data:	-	1680 2340	- 2540	mW
	J1, 3.3 V, 110 Ω Load	50% ones density data: 100% ones density data:	- -	1450 1850	2020	mW

^{1.} Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.

Table-59 DC Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V_{IL}	Input Low Level Voltage	-	-	0.8	V
V _{IH}	Input High Voltage	2.0	-	-	V
V_{OL}	Output Low level Voltage (lout=1.6mA)	-	-	0.4	V
V _{OH}	Output High level Voltage (lout=400μA)	2.4	-	VDDIO	V
V _{MA}	Analog Input Quiescent Voltage (RTIP, RRING pin while floating)		1.5		V
I _I	Input Leakage Current TMS, TDI, TRST All other digital input pins	-10		50 10	μΑ μΑ
I _{ZL}	High Impedance Leakage Current	-10		10	μA
Ci	Input capacitance			15	pF
Со	Output load capacitance			50	pF
Со	Output load capacitance (bus pins)			100	pF

^{2.} Power consumption includes power absorbed by line load and external transmitter components.

^{3.}T1 is measured with maximum cable length.

Table-60 E1 Receiver Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Test conditions
	Receiver sensitivity Adaptive Equalizer disabled: Adaptive Equalizer enabled:			-10 -20	dB	
	Analog LOS level Adaptive Equalizer disabled: Adaptive Equalizer enabled:		800	-24	mVp-p dB	A LOS level is programmable with Adaptive Equalizer enabled
	Allowable consecutive zeros before LOS G.775: I.431/ETSI300233:		32 2048			
	LOS reset	12.5			% ones	G.775, ETSI 300 233
	Receive Intrinsic Jitter 20Hz - 100kHz			0.05	U.I.	JA enabled
	Input Jitter Tolerance 1 Hz – 20 Hz 20 Hz – 2.4 KHz 18 KHz – 100 KHz	37 5 2			U.I. U.I. U.I.	G.823, with 6 dB cable attenuation
ZDM	Receiver Differential Input Impedance	20			ΚΩ	Internal mode
	Input termination resistor tolerance			±1%		
RRX	Receive Return Loss 51 KHz – 102 KHz 102 KHz - 2.048 MHz 2.048 MHz – 3.072 MHz	20 20 20			dB dB dB	G.703 Internal termination
RPD	Receive path delay Single rail Dual rail		7 2		U.I. U.I.	JA disabled

Table-61 T1/J1 Receiver Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Test conditions
	Receiver sensitivity Adaptive Equalizer disabled: Adaptive Equalizer enabled:			-10 -20	dB	
	Analog LOS level Adaptive Equalizer disabled: Adaptive Equalizer enabled:		800	-24	mVp-p dB	A LOS level is programmable with Adaptive Equalizer enabled
	Allowable consecutive zeros before LOS T1.231-1993 I.431		175 1544			
	LOS reset	12.5			% ones	G.775, ETSI 300 233
	Receive Intrinsic Jitter 10 Hz – 8 KHz 10 Hz – 40 KHz 8 KHz – 40 KHz Wide band			0.02 0.025 0.025 0.050	U.I. U.I. U.I. U.I.	JA enabled (in receive path)
	Input Jitter Tolerance 0.1 Hz – 1 Hz 4.9 Hz – 300 Hz 10 KHz – 100 KHz	138.0 28.0 0.4			U.I. U.I. U.I.	AT&T62411
ZDM	Receiver Differential Input Impedance	20			ΚΩ	Internal mode
	Input termination resistor tolerance			±1%		
RRX	Receive Return Loss 39 KHz – 77 KHz 77 KHz - 1.544 MHz 1.544 MHz – 2.316 MHz	20 20 20			dB dB dB	G.703 Internal termination
RPD	Receive path delay Single rail Dual rail		7 2		U.I. U.I.	JA disabled

Table-62 E1 Transmitter Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit		
Vo-p	Output pulse amplitudes E1, 75Ω load E1, 120Ω load	2.14 2.7	2.37 3.0	2.60 3.3	V V		
Vo-s	Zero (space) level E1, 75 Ω load E1, 120 Ω load	-0.237 -0.3		0.237 0.3	V		
	Transmit amplitude variation with supply	-1		+1	%		
	Difference between pulse sequences for 17 consecutive pulses (T1.102)			200	mV		
Tpw	Output Pulse Width at 50% of nominal amplitude	232	244	256	ns		
	Ratio of the amplitudes of Positive and Negative Pulses at the center of the pulse interval (G.703)	0.95		1.05			
	Ratio of the width of Positive and Negative Pulses at the center of the pulse interval (G.703)	0.95		1.05			
RTX	Transmit Return Loss (G.703)		I.	I.	I.		
	51 KHz – 102 KHz 102 KHz - 2.048 MHz 2.048 MHz – 3.072 MHz		20 15 12		dB dB dB		
JTXp-p	Intrinsic Transmit Jitter (TCLK is jitter free)		l	l	l		
	20 Hz – 100 KHz			0.050	U.I.		
Td	Transmit path delay (JA is disabled)						
	Single rail Dual rail		8.5 4.5		U.I. U.I.		
Isc	Line short circuit current		100		mA		

Table-63 T1/J1 Transmitter Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit		
Vo-p	Output pulse amplitudes	2.4	3.0	3.6	V		
Vo-s	Zero (space) level	-0.15		0.15	V		
	Transmit amplitude variation with supply	-1		+1	%		
	Difference between pulse sequences for 17 consecutive pulses(T1.102)			200	mV		
TPW	Output Pulse Width at 50% of nominal amplitude	338	350	362	ns		
	Pulse width variation at the half amplitude (T1.102)			20	ns		
	Imbalance between Positive and Negative Pulses amplitude (T1.102)	0.95		1.05			
	Output power level (T1.102) @772kHz @1544kHz (referenced to power at 772kHz)	12.6 -29		17.9	dBm dBm		
RTX	Transmit Return Loss						
	39 KHz – 77 KHz 77 KHz – 1.544 MHz 1.544 MHz – 2.316 MHz		20 15 12		dB dB dB		
JTXP-P	Intrinsic Transmit Jitter (TCLK is jitter free)						
	10 Hz – 8 KHz 8 KHz – 40 KHz 10 Hz – 40 KHz wide band			0.020 0.025 0.025 0.050	U.l.p-p U.l.p-p U.l.p-p U.l.p-p		
Td	Transmit path delay (JA is disabled)		•		1		
	Single rail Dual rail		8.5 4.5		U.I. U.I.		
I _{SC}	Line short circuit current		100		mA		

Table-64 Transmitter and Receiver Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit			
	MCLK frequency		-		•			
	E1: T1/J1:		2.048/49.152 1.544/37.056		MHz			
	MCLK tolerance	-100		100	ppm			
	MCLK duty cycle	30		70	%			
Transmit path								
	TCLK frequency							
	E1: T1/J1:		2.048 1.544		MHz			
	TCLK tolerance	-50		+50	ppm			
	TCLK Duty Cycle	10		90	%			
t1	Transmit Data Setup Time	40			ns			
t2	Transmit Data Hold Time	40			ns			
	Delay time of THZ low to driver high impedance			10	us			
	Delay time of TCLK low to driver high impedance		75		U.I.			
Receive path								
	Clock recovery capture E1		± 80		ppm			
	range ¹ T1/J1		± 180					
	RCLK duty cycle ²	40	50	60	%			
t4	RCLK pulse width ²							
	E1: T1/J1:	457 607	488 648	519 689	ns			
t5	RCLK pulse width low time							
	E1: T1/J1:	203 259	244 324	285 389	ns			
t6	RCLK pulse width high time							
	E1: T1/J1:	203 259	244 324	285 389	ns			
	Rise/fall time ³			20	ns			
t7	Receive Data Setup Time		1		<u> </u>			
	E1: T1/J1:	200 200	244 324		ns			
t8	Receive Data Hold Time		•		<u>'</u>			
	E1: T1/J1:	200 200	244 324		ns			

^{1.}Relative to nominal frequency, MCLK= ± 100 ppm

^{2.}RCLK duty cycle widths will vary depending on extent of received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2UI displacement for E1 per ITU G.823).

^{3.}For all digital outputs. C load = 15pF




Figure-24 Transmit System Interface Timing




Figure-25 Receive System Interface Timing

Table-65 Jitter Tolerance

Jitter Tolerance	Min	Тур	Max	Unit	Standard
E1: 1 Hz	37			U.I.	G.823
20 Hz – 2.4 KHz	1.5			U.I.	Cable attenuation is 6dB
18 KHz – 100 KHz	0.2			U.I.	
T1/J1: 1 Hz	138.0			U.I.	AT&T 62411
4.9 Hz – 300 Hz	28.0			U.I.	
10 KHz – 100 KHz	0.4			U.I.	




Figure-26 E1 Jitter Tolerance Performance




Figure-27 T1/J1 Jitter Tolerance Performance

Table-66 Jitter Attenuator Characteristics

Parai	neter	Min	Тур	Max	Unit
Jitter Transfer Function Corner (-3dB) Freque	ncy	'	l		
	E1, 32/64/128 bits FIFO JABW = 0: JABW = 1: T1/J1, 32/64/128 bits FIFO JABW = 0: JABW = 1:		6.8 0.9 5 1.25		Hz Hz Hz Hz
Jitter Attenuator					
E1: (G.736) @ 3 Hz @ 40 Hz @ 400 Hz @ 100 kHz T1/J1: (Per AT&T pub.62411) @ 1 Hz @ 20 Hz @ 1 kHz @ 1.4 kHz @ 70 kHz		-0.5 -0.5 +19.5 +19.5 0 0 +33.3 40 40			dΒ
Jitter Attenuator Latency Delay		I	<u> </u>		
32 bits FIFO: 64 bits FIFO: 128 bits FIFO:			16 32 64		U.I. U.I. U.I.
Input jitter tolerance before FIFO overflow or und 32 bits FIFO: 64 bits FIFO: 128 bits FIFO:	erflow		28 58 120		U.I. U.I. U.I.




Figure-28 E1 Jitter Transfer Performance




Figure-29 T1/J1 Jitter Transfer Performance

Table-67 JTAG Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
t1	TCK Period	100			ns
t2	TMS to TCK Setup Time TDI to TCK Setup Time	25			ns
t3	TCK to TMS Hold Time TCK to TDI Hold Time	25			ns
t4	TCK to TDO Delay Time			50	ns




Figure-30 JTAG Interface Timing

7 MICROCONTROLLER INTERFACE TIMING CHARACTERISTICS

7.1 SERIAL INTERFACE TIMING

Table-68 Serial Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	SCLK High Time	82			ns	
t2	SCLK Low Time	82			ns	
t3	Active CS to SCLK Setup Time	5			ns	
t4	Last SCLK Hold Time to Inactive CS Time	41			ns	
t5	CS Idle Time	41			ns	
t6	SDI to SCLK Setup Time	0			ns	
t7	SCLK to SDI Hold Time	62			ns	
t10	SCLK to SDO Valid Delay Time			75	ns	
t11	Inactive CS to SDO High Impedance Hold Time			70	ns	




Figure-31 Serial Interface Write Timing




Figure-32 Serial Interface Read Timing with SCLKE=1




Figure-33 Serial Interface Read Timing with SCLKE=0

7.2 PARALLEL INTERFACE TIMING

Table-69 Non_multiplexed Motorola Read Timing Characteristics

Symbol	Parameter	Min	Max	Unit
tRC	Read Cycle Time	190		ns
tDW	Valid DS Width	180		ns
tRWV	Delay from DS to Valid Read Signal		15	ns
tRWH	R/W to DS Hold Time	65		ns
tAV	Delay from DS to Valid Address		15	ns
tADH	Address to DS Hold Time	65		ns
tPRD	DS to Valid Read Data Propagation Delay		175	ns
tDAZ	Delay from DS inactive to data bus High Impedance	5	20	ns
tRecovery	Recovery Time from Read Cycle	5		ns




Figure-34 Non_multiplexed Motorola Read Timing

Table-70 Non_multiplexed Motorola Write Timing Characteristics

Symbol	Parameter	Min	Max	Unit
tWC	Write Cycle Time	120		ns
tDW	Valid DS Width	100		ns
tRWV	Delay from DS to Valid Write Signal		15	ns
tRWH	R/W to DS Hold Time	65		ns
tAV	Delay from DS to Valid Address		15	ns
tAH	Address to $\overline{\text{DS}}$ Hold Time	65		ns
tDV	Delay from DS to Valid Write Data		15	ns
tDHW	Write Data to DS Hold Time	65		ns
tRecovery	Recovery Time from Write Cycle	5		ns





Figure-35 Non_multiplexed Motorola Write Timing

Table-71 Non_multiplexed Intel Read Timing Characteristics

Symbol	Parameter	Min	Max	Unit
tRC	Read Cycle Time	190		ns
tRDW	Valid RD Width	180		ns
tAV	Delay from RD to Valid Address		15	ns
tAH	Address to RD Hold Time	65		ns
tPRD	RD to Valid Read Data Propagation Delay		175	ns
tDAZ	Delay from RD inactive to data bus High Impedance	5	20	ns
tRecovery	Recovery Time from Read Cycle	5		ns




Note: WR should be tied to high

Figure-36 Non_multiplexed Intel Read Timing

Table-72 Non_multiplexed Intel Write Timing Characteristics


Symbol	Parameter	Min	Max	Unit
tWC	Write Cycle Time	120		ns
tWRW	Valid WR Width	100		ns
tAV	Delay from WR to Valid Address		15	ns
tAH	Address to WR Hold Time	65		ns
tDV	Delay from WR to Valid Write Data		15	ns
tDHW	Write Data to WR Hold Time	65		ns
tRecovery	Recovery Time from Write Cycle	5		ns



Note: $\overline{\text{RD}}$ should be tied to high

Figure-37 Non_multiplexed Intel Write Timing

ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

for Tech Support: 408-330-1552 email:TELECOMhelp@idt.com

To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.